

PIC18F97J60 Family Data Sheet

64/80/100-Pin High-Performance, 1-Mbit Flash Microcontrollers with Ethernet

© 2009 Microchip Technology Inc.

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION. QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, rfPIC and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.


FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Octopus, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, PIC³² logo, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

 $\ensuremath{\mathsf{SQTP}}$ is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2009, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.



QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949:2002

Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



64/80/100-Pin High-Performance, 1-Mbit Flash Microcontrollers with Ethernet

Ethernet Features:

- IEEE 802.3[™] Compatible Ethernet Controller
- Fully Compatible with 10/100/1000Base-T Networks
- Integrated MAC and 10Base-T PHY
- 8-Kbyte Transmit/Receive Packet Buffer SRAM
- Supports One 10Base-T Port
- Programmable Automatic Retransmit on Collision
- Programmable Padding and CRC Generation
- Programmable Automatic Rejection of Erroneous Packets
- · Activity Outputs for 2 LED Indicators
- Buffer:
 - Configurable transmit/receive buffer size
 - Hardware-managed circular receive FIFO
 - Byte-wide random and sequential access
 - Internal DMA for fast memory copying
 - Hardware assisted checksum calculation for various protocols
- MAC:
 - Support for Unicast, Multicast and Broadcast packets
 - Programmable Pattern Match of up to 64 bytes within packet at user-defined offset
 - Programmable wake-up on multiple packet formats
- PHY:
 - Wave shaping output filter

Flexible Oscillator Structure:

- Selectable System Clock derived from Single 25 MHz External Source:
 - 2.778 to 41.667 MHz
- Internal 31 kHz Oscillator
- Secondary Oscillator using Timer1 @ 32 kHz
- Fail-Safe Clock Monitor:
- Allows for safe shutdown if oscillator stops
- Two-Speed Oscillator Start-up

External Memory Bus (100-pin devices only):

- Address Capability of up to 2 Mbytes
- 8-Bit or 16-Bit Interface
- 12-Bit, 16-Bit and 20-Bit Addressing modes


Peripheral Highlights:

- High-Current Sink/Source: 25 mA/25 mA on PORTB and PORTC
- Five Timer modules (Timer0 to Timer4)
- Four External Interrupt pins
- Two Capture/Compare/PWM (CCP) modules
- Three Enhanced Capture/Compare/PWM (ECCP) modules:
 - One, two or four PWM outputs
 - Selectable polarity
 - Programmable dead time
 - Auto-shutdown and auto-restart
- Up to Two Master Synchronous Serial Port (MSSP) modules supporting SPI (all 4 modes) and I²C[™] Master and Slave modes
- Up to Two Enhanced USART modules:
 - Supports RS-485, RS-232 and LIN 1.2
 - Auto-wake-up on Start bit
 - Auto-Baud Detect (ABD)
- 10-Bit, Up to 16-Channel Analog-to-Digital Converter module (A/D):
 - Auto-acquisition capability
 - Conversion available during Sleep
- · Dual Analog Comparators with Input Multiplexing
- Parallel Slave Port (PSP) module (100-pin devices only)

Special Microcontroller Features:


- 5.5V Tolerant Inputs (digital-only pins)
- Low-Power, High-Speed CMOS Flash Technology:
 Self-reprogrammable under software control
- C compiler Optimized Architecture for Reentrant Code
- Power Management Features:
 - Run: CPU on, peripherals on
 - Idle: CPU off, peripherals on
 - Sleep: CPU off, peripherals off
- Priority Levels for Interrupts
- 8 x 8 Single-Cycle Hardware Multiplier
- Extended Watchdog Timer (WDT):
 - Programmable period from 4 ms to 134s
- Single-Supply 3.3V In-Circuit Serial Programming™ (ICSP™) via Two Pins
- In-Circuit Debug (ICD) with 3 Breakpoints via Two Pins
- Operating Voltage Range of 2.35V to 3.6V (3.1V to 3.6V using Ethernet module)
- On-Chip 2.5V Regulator

	Flash	SRAM	Ethernet					MS	SP	н	tors			al Bus
Device	Program Memory (bytes)	Data Memory (bytes)	TX/RX Buffer (bytes)	I/O	10-Bit A/D (ch)	CCP/ ECCP		SPI	Master I ² C™	EUSART	Comparators	Timers 8/16-Bit	PSP	External Memory Bi
PIC18F66J60	64K	3808	8192	39	11	2/3	1	Y	Y	1	2	2/3	Ν	Ν
PIC18F66J65	96K	3808	8192	39	11	2/3	1	Y	Y	1	2	2/3	Ν	Ν
PIC18F67J60	128K	3808	8192	39	11	2/3	1	Y	Y	1	2	2/3	Ν	Ν
PIC18F86J60	64K	3808	8192	55	15	2/3	1	Y	Y	2	2	2/3	Ν	Ν
PIC18F86J65	96K	3808	8192	55	15	2/3	1	Y	Y	2	2	2/3	Ν	Ν
PIC18F87J60	128K	3808	8192	55	15	2/3	1	Y	Y	2	2	2/3	Ν	Ν
PIC18F96J60	64K	3808	8192	70	16	2/3	2	Y	Y	2	2	2/3	Y	Y
PIC18F96J65	96K	3808	8192	70	16	2/3	2	Y	Y	2	2	2/3	Y	Y
PIC18F97J60	128K	3808	8192	70	16	2/3	2	Y	Y	2	2	2/3	Υ	Y



© 2009 Microchip Technology Inc.

Pin Diagrams (Continued)



Pin Diagrams (Continued)




Table of Contents

1.0	Device Overview	11
2.0	Oscillator Configurations	
3.0	Power-Managed Modes	
4.0	Reset	
5.0	Memory Organization	71
6.0	Flash Program Memory	
7.0	External Memory Bus	109
8.0	8 x 8 Hardware Multiplier	121
9.0	Interrupts	123
10.0	I/O Ports	139
11.0	Timer0 Module	167
12.0	Timer1 Module	171
13.0	Timer2 Module	177
14.0	Timer3 Module	
15.0	Timer4 Module	183
16.0	Capture/Compare/PWM (CCP) Modules	
17.0	Enhanced Capture/Compare/PWM (ECCP) Modules	193
18.0	Ethernet Module	
19.0	Master Synchronous Serial Port (MSSP) Module	
20.0	Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART)	
21.0	10-Bit Analog-to-Digital Converter (A/D) Module	
22.0	Comparator Module	
23.0	Comparator Voltage Reference Module	
24.0	Special Features of the CPU	
25.0		
26.0	Development Support	413
27.0	Electrical Characteristics	417
28.0	Packaging Information	453
	ndix A: Revision History	
	ndix B: Device Differences	
Index	<	465
The I	Nicrochip Web Site	
Custo	omer Change Notification Service	
Custo	omer Support	
Read	ler Response	
Produ	uct Identification System	

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

NOTES:

1.0 DEVICE OVERVIEW

This document contains device-specific information for the following devices:

- PIC18F66J60 PIC18F87J60
- PIC18F66J65 PIC18F96J60
- PIC18F67J60 PIC18F96J65
- PIC18F86J60 PIC18F97J60
- PIC18F86J65

This family introduces a new line of low-voltage devices with the foremost traditional advantage of all PIC18 microcontrollers – namely, high computational performance and a rich feature set at an extremely competitive price point. These features make the PIC18F97J60 family a logical choice for many high-performance applications where cost is a primary consideration.

1.1 Core Features

1.1.1 OSCILLATOR OPTIONS AND FEATURES

All of the devices in the PIC18F97J60 family offer five different oscillator options, allowing users a range of choices in developing application hardware. These options include:

- Two Crystal modes, using crystals or ceramic resonators.
- Two External Clock modes, offering the option of a divide-by-4 clock output.
- A Phase Lock Loop (PLL) frequency multiplier, available to the external oscillator modes, which allows clock speeds of up to 41.667 MHz.
- An internal RC oscillator with a fixed 31 kHz output which provides an extremely low-power option for timing-insensitive applications.

The internal oscillator block provides a stable reference source that gives the family additional features for robust operation:

- Fail-Safe Clock Monitor: This option constantly monitors the main clock source against a reference signal provided by the internal oscillator. If a clock failure occurs, the controller is switched to the internal oscillator, allowing for continued low-speed operation or a safe application shutdown.
- **Two-Speed Start-up:** This option allows the internal oscillator to serve as the clock source from Power-on Reset, or wake-up from Sleep mode, until the primary clock source is available.

1.1.2 EXPANDED MEMORY

The PIC18F97J60 family provides ample room for application code, from 64 Kbytes to 128 Kbytes of code space. The Flash cells for program memory are rated to last 100 erase/write cycles. Data retention without refresh is conservatively estimated to be greater than 20 years.

The PIC18F97J60 family also provides plenty of room for dynamic application data with 3808 bytes of data RAM.

1.1.3 EXTERNAL MEMORY BUS

In the unlikely event that 128 Kbytes of memory are inadequate for an application, the 100-pin members of the PIC18F97J60 family also implement an External Memory Bus (EMB). This allows the controller's internal program counter to address a memory space of up to 2 Mbytes, permitting a level of data access that few 8-bit devices can claim. This allows additional memory options, including:

- Using combinations of on-chip and external memory up to the 2-Mbyte limit
- Using external Flash memory for reprogrammable application code or large data tables
- Using external RAM devices for storing large amounts of variable data

1.1.4 EXTENDED INSTRUCTION SET

The PIC18F97J60 family implements the optional extension to the PIC18 instruction set, adding eight new instructions and an Indexed Addressing mode. Enabled as a device configuration option, the extension has been specifically designed to optimize reentrant application code originally developed in high-level languages, such as C.

1.1.5 EASY MIGRATION

Regardless of the memory size, all devices share the same rich set of peripherals, allowing for a smooth migration path as applications grow and evolve.

1.2 Other Special Features

- Communications: The PIC18F97J60 family incorporates a range of serial communication peripherals, including up to two independent Enhanced USARTs and up to two Master SSP modules, capable of both SPI and I²C[™] (Master and Slave) modes of operation. In addition, one of the general purpose I/O ports can be reconfigured as an 8-bit Parallel Slave Port for direct processor-to-processor communications.
- CCP Modules: All devices in the family incorporate two Capture/Compare/PWM (CCP) modules and three Enhanced CCP (ECCP) modules to maximize flexibility in control applications. Up to four different time bases may be used to perform several different operations at once. Each of the three ECCP modules offers up to four PWM outputs, allowing for a total of twelve PWMs. The ECCP modules also offer many beneficial features, including polarity selection, programmable dead time, auto-shutdown and restart and Half-Bridge and Full-Bridge Output modes.
- **10-Bit A/D Converter:** This module incorporates programmable acquisition time, allowing for a channel to be selected and a conversion to be initiated without waiting for a sampling period and thus, reducing code overhead.
- Extended Watchdog Timer (WDT): This enhanced version incorporates a 16-bit prescaler, allowing an extended time-out range. See Section 27.0 "Electrical Characteristics" for time-out periods.

1.3 Details on Individual Family Members

Devices in the PIC18F97J60 family are available in 64-pin, 80-pin and 100-pin packages. Block diagrams for the three groups are shown in Figure 1-1, Figure 1-2 and Figure 1-3.

The devices are differentiated from each other in four ways:

- Flash program memory (three sizes, ranging from 64 Kbytes for PIC18FX6J60 devices to 128 Kbytes for PIC18FX7J60 devices).
- A/D channels (eleven for 64-pin devices, fifteen for 80-pin pin devices and sixteen for 100-pin devices).
- Serial communication modules (one EUSART module and one MSSP module on 64-pin devices, two EUSART modules and one MSSP module on 80-pin devices and two EUSART modules and two MSSP modules on 100-pin devices).
- 4. I/O pins (39 on 64-pin devices, 55 on 80-pin devices and 70 on 100-pin devices).

All other features for devices in this family are identical. These are summarized in Table 1-1, Table 1-2 and Table 1-3.

The pinouts for all devices are listed in Table 1-4, Table 1-5 and Table 1-6.

Features	PIC18F66J60	PIC18F66J65	PIC18F67J60			
Operating Frequency	DC – 41.667 MHz	DC – 41.667 MHz	DC – 41.667 MHz			
Program Memory (Bytes)	64K	96K	128K			
Program Memory (Instructions)	32764	49148	65532			
Data Memory (Bytes)		3808				
Interrupt Sources		26				
I/O Ports	F	Ports A, B, C, D, E, F, O	G			
I/O Pins		39				
Timers	5					
Capture/Compare/PWM Modules	2					
Enhanced Capture/Compare/PWM Modules	3					
Serial Communications	MSSP (1), Enhanced USART (1)					
Ethernet Communications (10Base-T)	Yes					
Parallel Slave Port Communications (PSP)	No					
External Memory Bus	No					
10-Bit Analog-to-Digital Module	11 Input Channels					
Resets (and Delays)	POR, BOR, RESET Instruction, Stack Full, Stack Underflow, MCLR , WDT (PWRT, OST)					
Instruction Set	75 Instructions, 83 with Extended Instruction Set Enabled					
Packages	64-Pin TQFP					


TABLE 1-1: DEVICE FEATURES FOR THE PIC18F97J60 FAMILY (64-PIN DEVICES)


TABLE 1-2: DEVICE FEATURES FOR THE PIC18F97J60 FAMILY (80-PIN DEVICES)


Features	PIC18F86J60	PIC18F86J65	PIC18F87J60			
Operating Frequency	DC – 41.667 MHz	DC – 41.667 MHz	DC – 41.667 MHz			
Program Memory (Bytes)	64K	96K	128K			
Program Memory (Instructions)	32764	49148	65532			
Data Memory (Bytes)		3808				
Interrupt Sources		27				
I/O Ports	Por	ts A, B, C, D, E, F, G, I	H, J			
I/O Pins		55				
Timers	5					
Capture/Compare/PWM Modules	2					
Enhanced Capture/Compare/PWM Modules		3				
Serial Communications	MSSP (1), Enhanced USART (2)					
Ethernet Communications (10Base-T)	Yes					
Parallel Slave Port Communications (PSP)	No					
External Memory Bus	No					
10-Bit Analog-to-Digital Module		15 Input Channels				
Resets (and Delays)	POR, BOR, RESET Instruction, Stack Full, Stack Underflow, MCLR , WDT (PWRT, OST)					
Instruction Set	75 Instructions, 83 with Extended Instruction Set Enabled					
Packages		80-Pin TQFP				


TABLE 1-3:	DEVICE FEATURES FOR THE PIC18F97J60 FAMILY (100-pin DEVICES)

Features	PIC18F96J60	PIC18F96J65	PIC18F97J60		
Operating Frequency	DC – 41.667 MHz	DC – 41.667 MHz	DC – 41.667 MHz		
Program Memory (Bytes)	64K	96K	128K		
Program Memory (Instructions)	32764	49148	65532		
Data Memory (Bytes)		3808			
Interrupt Sources		29			
I/O Ports	Por	rts A, B, C, D, E, F, G, I	H, J		
I/O Pins		70			
Timers		5			
Capture/Compare/PWM Modules	/Compare/PWM Modules 2				
Enhanced Capture/Compare/PWM Modules	Capture/Compare/PWM Modules 3				
Serial Communications	MSS	P (2), Enhanced USAF	RT (2)		
Ethernet Communications (10Base-T)		Yes			
Parallel Slave Port Communications (PSP)	Yes				
External Memory Bus		Yes			
10-Bit Analog-to-Digital Module		16 Input Channels			
Resets (and Delays)	Resets (and Delays) POR, BOR, RESET Instruction, Stack Full, Stack Underflow, MCLR, WDT (PWRT, OST)				
Instruction Set	75 Instructions, 8	3 with Extended Instru	ction Set Enabled		
Packages		100-Pin TQFP			









PIC18F66J60/66J65/67J60 PINOUT I/O DESCRIPTIONS **TABLE 1-4:**

Pin Name	TQFP	Туре	Type	Description
	TQFP	Туре	Туре	Description
	7	Ι	ST	Master Clear (Reset) input. This pin is an active-low Reset to the device.
OSC1/CLKI OSC1	39	Ι	ST	Oscillator crystal or external clock input. Oscillator crystal input or external clock source input. ST buffer when configured in internal RC mode; CMOS otherwise.
CLKI		Ι	CMOS	External clock source input. Always associated with pin function OSC1. (See related OSC2/CLKO pin.)
OSC2/CLKO OSC2	40	0		Oscillator crystal or clock output. Oscillator crystal output. Connects to crystal or
СІКО		0	-	resonator in Crystal Oscillator mode. In Internal RC mode, OSC2 pin outputs CLKO which has 1/4 the frequency of OSC1 and denotes the instruction cycle rate.
				PORTA is a bidirectional I/O port.
RA0/LEDA/AN0 RA0 LEDA AN0	24	I/O O I	TTL — Analog	Digital I/O. Ethernet LEDA indicator output. Analog input 0.
RA1/LEDB/AN1 RA1 LEDB AN1	23	I/O O I	TTL — Analog	Digital I/O. Ethernet LEDB indicator output. Analog input 1.
RA2/AN2/VREF- RA2 AN2 VREF-	22	I/O I I	TTL Analog Analog	Digital I/O. Analog input 2. A/D reference voltage (low) input.
RA3/AN3/Vref+ RA3 AN3 Vref+	21	I/O I I	TTL Analog Analog	Digital I/O. Analog input 3. A/D reference voltage (high) input.
RA4/T0CKI RA4 T0CKI	28	I/O I	ST ST	Digital I/O. Timer0 external clock input.
RA5/AN4 RA5 AN4	27	I/O I	TTL Analog	Digital I/O. Analog input 4.

Р = Power = Output = Open-Drain (no P diode to VDD)

OD

Pin Name	Pin Number	Pin	Buffer	Description
Pin Name	TQFP	Туре	Туре	Description
				PORTB is a bidirectional I/O port. PORTB can be software programmed for internal weak pull-ups on all inputs.
RB0/INT0/FLT0 RB0	3	I/O	TTL	Digital I/O.
INTO FLTO		I	ST ST	External interrupt 0. Enhanced PWM Fault input (ECCP modules); enabled in software.
RB1/INT1 RB1	4	I/O	TTL	Digital I/O.
INT1		I	ST	External interrupt 1.
RB2/INT2 RB2 INT2	5	I/O I	TTL ST	Digital I/O. External interrupt 2.
RB3/INT3 RB3 INT3	6	1/O	TTL ST	Digital I/O. External interrupt 3.
RB4/KBI0 RB4 KBI0	44	I/O I	TTL TTL	Digital I/O. Interrupt-on-change pin.
RB5/KBI1	43			
RB5 KBI1		I/O I	TTL TTL	Digital I/O. Interrupt-on-change pin.
RB6/KBI2/PGC RB6	42	I/O	TTL	Digital I/O.
KBI2 PGC		I I/O	TTL ST	Interrupt-on-change pin. In-Circuit Debugger and ICSP™ programming clock pin.
RB7/KBI3/PGD	37			
RB7 KBI3 PGD		I/O I I/O	TTL TTL ST	Digital I/O. Interrupt-on-change pin. In-Circuit Debugger and ICSP programming data pin.
		ith CMOS	6 levels	CMOS = CMOS compatible input or output Analog = Analog input O = Output OD = Open-Drain (no P diode to VDD)

TABLE 1-4:	PIC18F66J60/66J65/67J60 PINOUT I/O DESCRIPTIONS (CONTINUED)

Din Nama	Pin Number	Pin	Buffer	Description	
Pin Name	TQFP	Туре	Туре	Description	
				PORTC is a bidirectional I/O port.	
RC0/T10SO/T13CKI RC0 T10SO T13CKI	30	I/O O I	ST — ST	Digital I/O. Timer1 oscillator output. Timer1/Timer3 external clock input.	
RC1/T1OSI/ECCP2/P2A RC1 T1OSI ECCP2 P2A	29	I/O I I/O O	ST CMOS ST	Digital I/O. Timer1 oscillator input. Capture 2 input/Compare 2 output/PWM2 output. ECCP2 PWM output A.	
RC2/ECCP1/P1A RC2 ECCP1 P1A	33	I/O I/O O	ST ST	Digital I/O. Capture 1 input/Compare 1 output/PWM1 output. ECCP1 PWM output A.	
RC3/SCK1/SCL1 RC3 SCK1 SCL1	34	I/O I/O I/O	ST ST ST	Digital I/O. Synchronous serial clock input/output for SPI mode. Synchronous serial clock input/output for I ² C™ mode.	
RC4/SDI1/SDA1 RC4 SDI1 SDA1	35	I/O I I/O	ST ST ST	Digital I/O. SPI data in. I ² C data I/O.	
RC5/SDO1 RC5 SDO1	36	I/O O	ST —	Digital I/O. SPI data out.	
RC6/TX1/CK1 RC6 TX1 CK1	31	I/O O I/O	ST — ST	Digital I/O. EUSART1 asynchronous transmit. EUSART1 synchronous clock (see related RX1/DT1 pin).	
RC7/RX1/DT1 RC7 RX1 DT1	32	I/O I I/O	ST ST ST	Digital I/O. EUSART1 asynchronous receive. EUSART1 synchronous data (see related TX1/CK1 pin).	
Legend: TTL = TTL cc ST = Schmit I = Input	ompatible input t Trigger input w	ith CMOS	S levels	CMOS = CMOS compatible input or output Analog = Analog input O = Output	

TABLE 1-4: PIC18F66J60/66J65/67J60 PINOUT I/O DESCRIPTIONS (CONTINUED)

Ρ = Power OD = Open-Drain (no P diode to VDD)

Din Nome	Pin Number	Pin	Buffer	Description
Pin Name	TQFP	Туре	Туре	Description
				PORTD is a bidirectional I/O port.
RD0/P1B	60			
RD0		I/O	ST	Digital I/O.
P1B		0	—	ECCP1 PWM output B.
RD1/ECCP3/P3A	59			
RD1		I/O	ST	Digital I/O.
ECCP3		I/O	ST	Capture 3 input/Compare 3 output/PWM3 output.
P3A		0	—	ECCP3 PWM output A.
RD2/CCP4/P3D	58			
RD2		I/O	ST	Digital I/O.
CCP4		I/O	ST	Capture 4 input/Compare 4 output/PWM4 output.
P3D		0	—	CCP4 PWM output D.
Legend: TTL = TTL co	mpatible input			CMOS = CMOS compatible input or output
	t Trigger input w	ith CMOS	S levels	Analog = Analog input
I = Input				O = Output
P = Power				OD = Open-Drain (no P diode to VDD)

TABLE 1-4: PIC18F66J60/66J65/67J60 PINOUT I/O DESCRIPTIONS (CONTINUED)

© 2009 Microchip Technology Inc.

		Pin Number	Pin	Buffer	
Piı	n Name	TQFP	Туре Туре		Description
					PORTE is a bidirectional I/O port.
RE0/P2D RE0		2	I/O	ST	Digital I/O.
P2D			0		ECCP2 PWM output D.
RE1/P2C		1			
RE1 P2C			I/O O	ST	Digital I/O. ECCP2 PWM output C.
RE2/P2B		64	0		
RE2/P2B RE2		04	I/O	ST	Digital I/O.
P2B			0	—	ECCP2 PWM output B.
RE3/P3C RE3		63	I/O	ST	Digital I/O.
P3C			0		ECCP3 PWM output C.
RE4/P3B		62			
RE4 P3B			I/O O	ST	Digital I/O.
RE5/P1C		61	0		ECCP3 PWM output B.
RE5/PTC RE5			I/O	ST	Digital I/O.
P1C			0	—	ECCP1 PWM output C.
Legend:	TTL = TTL co				CMOS = CMOS compatible input or output
	ST = Schmit	t Trigger input w		Sievels	Analog = Analog input O = Output
	P = Power				OD = Open-Drain (no P diode to VDD)

TABLE 1-4: PIC18F66J60/66J65/67J60 PINOUT I/O DESCRIPTIONS (CONTINUED)

D' No se	Pin Number	Pin	Buffer	D ecemietien		
Pin Name	TQFP	Туре	Туре	Description		
				PORTF is a bidirectional I/O port.		
RF1/AN6/C2OUT	17					
RF1		I/O	ST	Digital I/O.		
AN6		I.	Analog	Analog input 6.		
C2OUT		0	—	Comparator 2 output.		
RF2/AN7/C1OUT	16					
RF2		I/O	ST	Digital I/O.		
AN7		I.	Analog	Analog input 7.		
C1OUT		0	—	Comparator 1 output.		
RF3/AN8	15					
RF3		I/O	ST	Digital I/O.		
AN8		I	Analog	Analog input 8.		
RF4/AN9	14					
RF4		I/O	ST	Digital I/O.		
AN9		I.	Analog	Analog input 9.		
RF5/AN10/CVREF	13					
RF5		I/O	ST	Digital I/O.		
AN10		1	Analog	Analog input 10.		
CVREF		0	—	Comparator reference voltage output.		
RF6/AN11	12					
RF6		I/O	ST	Digital I/O.		
AN11		I	Analog	Analog input 11.		
RF7/SS1	11					
RF7		I/O	ST	Digital I/O.		
SS1		I.	TTL	SPI slave select input.		
Legend: TTL = TTL	compatible input		•	CMOS = CMOS compatible input or output		
ST = Schmitt Trigger input with CMOS levels Analog = Analog input						
I = Inpu	ıt			O = Output		
D D.						

TABLE 1-4:	PIC18F66J60/66J65/67J60 PINOUT I/O DESCRIPTIONS (CONTINUED)

Р = Power

= Open-Drain (no P diode to VDD) OD

Pin Name	Pin Number	Pin Type	Buffer Type	
	TQFP			Description
				PORTG is a bidirectional I/O port.
RG4/CCP5/P1D	8			
RG4		I/O	ST	Digital I/O.
CCP5		I/O	ST	Capture 5 input/Compare 5 output/PWM5 output.
P1D		0	_	ECCP1 PWM output D.
Vss	9, 25, 41, 56	Р	_	Ground reference for logic and I/O pins.
Vdd	26, 38, 57	Р	_	Positive supply for peripheral digital logic and I/O pins.
AVss	20	Р		Ground reference for analog modules.
AVdd	19	Р	_	Positive supply for analog modules.
ENVREG	18	I	ST	Enable for on-chip voltage regulator.
Vddcore/Vcap Vddcore	10	Р	_	Core logic power or external filter capacitor connection. Positive supply for microcontroller core logic (regulator disabled).
VCAP		Р	_	External filter capacitor connection (regulator enabled).
VSSPLL	55	Р	_	Ground reference for Ethernet PHY PLL.
Vddpll	54	Р	_	Positive 3.3V supply for Ethernet PHY PLL.
Vsstx	52	Р	_	Ground reference for Ethernet PHY transmit subsystem.
Vddtx	49	Р	_	Positive 3.3V supply for Ethernet PHY transmit subsystem.
Vssrx	45	Р	_	Ground reference for Ethernet PHY receive subsystem.
Vddrx	48	Р	_	Positive 3.3V supply for Ethernet PHY receive subsystem.
RBIAS	53	Ι	Analog	Bias current for Ethernet PHY. Must be tied to Vss via a resistor; see Section 18.0 "Ethernet Module" for specification.
TPOUT+	51	0	_	Ethernet differential signal output.
TPOUT-	50	0	_	Ethernet differential signal output.
TPIN+	47	I	Analog	Ethernet differential signal input.
TPIN-	46	I	Analog	Ethernet differential signal input.

TABLE 1-4: PIC18F66J60/66J65/67J60 PINOUT I/O DESCRIPTIONS (CONTINUED)

Legend: TTL = TTL compatible input

ST = Schmitt Trigger input with CMOS levels

P = Power

- CMOS = CMOS compatible input or output
- Analog = Analog input

= Output

0

OD = Open-Drain (no P diode to VDD)

Pin Name	Pin Number	Pin Type	Buffer Type	Description
	TQFP			
MCLR	9	Ι	ST	Master Clear (Reset) input. This pin is an active-low Reset to the device.
OSC1/CLKI OSC1	49	1	ST	Oscillator crystal or external clock input. Oscillator crystal input or external clock source input. ST buffer when configured in internal RC mode; CMOS otherwise.
CLKI		Ι	CMOS	External clock source input. Always associated with pin function OSC1. (See related OSC2/CLKO pin.)
OSC2/CLKO OSC2	50	0	_	Oscillator crystal or clock output. Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode.
CLKO		0	_	In Internal RC mode, OSC2 pin outputs CLKO which has 1/4 the frequency of OSC1 and denotes the instruction cycle rate.
				PORTA is a bidirectional I/O port.
RA0/LEDA/AN0 RA0 LEDA AN0	30	I/O O I	TTL — Analog	Digital I/O. Ethernet LEDA indicator output. Analog input 0.
RA1/LEDB/AN1 RA1 LEDB AN1	29	I/O O I	TTL — Analog	Digital I/O. Ethernet LEDB indicator output. Analog input 1.
RA2/AN2/Vref- RA2 AN2 Vref-	28	I/O I I	TTL Analog Analog	Digital I/O. Analog input 2. A/D reference voltage (low) input.
RA3/AN3/VREF+ RA3 AN3 VREF+	27	I/O I I	TTL Analog Analog	Digital I/O. Analog input 3. A/D reference voltage (high) input.
RA4/T0CKI RA4 T0CKI	34	I/O I	ST ST	Digital I/O. Timer0 external clock input.
RA5/AN4 RA5	33	I/O I	TTL Analog	Digital I/O. Analog input 4.

TABLE 1-5:	PIC18F86J60/86J65/87J60 PINOUT I/O DESCRIPTIONS
------------	---

= Input L Ρ

= Power

Ο OD = Open-Drain (no P diode to VDD)

Note 1: Default assignment for ECCP2/P2A when CCP2MX Configuration bit is set.

2: Default assignments for P1B/P1C/P3B/P3C (ECCPMX Configuration bit is set).

3: Alternate assignment for ECCP2/P2A when CCP2MX Configuration bit is cleared.

Pin Name	Pin Number	Pin	Buffer Type	Description	
Pin Name	TQFP	Туре		Description	
				PORTB is a bidirectional I/O port. PORTB can be software programmed for internal weak pull-ups on all inputs.	
RB0/INT0/FLT0 RB0 INT0 FLT0	5	I/O I I	TTL ST ST	Digital I/O. External interrupt 0. Enhanced PWM Fault input (ECCP modules); enabled in software.	
RB1/INT1 RB1 INT1	6	I/O I	TTL ST	Digital I/O. External interrupt 1.	
RB2/INT2 RB2 INT2	7	I/O I	TTL ST	Digital I/O. External interrupt 2.	
RB3/INT3 RB3 INT3	8	I/O I	TTL ST	Digital I/O. External interrupt 3.	
RB4/KBI0 RB4 KBI0	54	I/O I	TTL TTL	Digital I/O. Interrupt-on-change pin.	
RB5/KBI1 RB5 KBI1	53	I/O I	TTL TTL	Digital I/O. Interrupt-on-change pin.	
RB6/KBI2/PGC RB6 KBI2 PGC	52	I/O I I/O	TTL TTL ST	Digital I/O. Interrupt-on-change pin. In-Circuit Debugger and ICSP™ programming clock pin.	
RB7/KBI3/PGD RB7 KBI3 PGD	47	I/O I I/O	TTL TTL ST	Digital I/O. Interrupt-on-change pin. In-Circuit Debugger and ICSP programming data pin.	
Legend: TTL = TTL compatible input CMOS = CMOS compatible input or ou ST = Schmitt Trigger input with CMOS levels Analog = Analog input I = Input O = Output					

TABLE 1-5: PIC18F86J60/86J65/87J60 PINOUT I/O DESCRIPTIONS (CONTINUED)

OD

= Open-Drain (no P diode to VDD)

Note 1: Default assignment for ECCP2/P2A when CCP2MX Configuration bit is set.

2: Default assignments for P1B/P1C/P3B/P3C (ECCPMX Configuration bit is set).

3: Alternate assignment for ECCP2/P2A when CCP2MX Configuration bit is cleared.

Pin Name	Pin Number	Pin Type	Buffer	Description
	TQFP		Туре	
				PORTC is a bidirectional I/O port.
RC0/T1OSO/T13CKI RC0 T1OSO T13CKI	36	I/O O I	ST — ST	Digital I/O. Timer1 oscillator output. Timer1/Timer3 external clock input.
RC1/T1OSI/ECCP2/P2A RC1 T1OSI ECCP2 ⁽¹⁾ P2A ⁽¹⁾	35	I/O I I/O O	ST CMOS ST —	Digital I/O. Timer1 oscillator input. Capture 2 input/Compare 2 output/PWM2 output. ECCP2 PWM output A.
RC2/ECCP1/P1A RC2 ECCP1 P1A	43	I/O I/O O	ST ST	Digital I/O. Capture 1 input/Compare 1 output/PWM1 output. ECCP1 PWM output A.
RC3/SCK1/SCL1 RC3 SCK1 SCL1	44	I/O I/O I/O	ST ST ST	Digital I/O. Synchronous serial clock input/output for SPI mode. Synchronous serial clock input/output for I ² C™ mode.
RC4/SDI1/SDA1 RC4 SDI1 SDA1	45	I/O I I/O	ST ST ST	Digital I/O. SPI data in. I ² C data I/O.
RC5/SDO1 RC5 SDO1	46	I/O O	ST —	Digital I/O. SPI data out.
RC6/TX1/CK1 RC6 TX1 CK1	37	I/O O I/O	ST — ST	Digital I/O. EUSART1 asynchronous transmit. EUSART1 synchronous clock (see related RX1/DT1 pin).
RC7/RX1/DT1 RC7 RX1 DT1	38	I/O I I/O	ST ST ST	Digital I/O. EUSART1 asynchronous receive. EUSART1 synchronous data (see related TX1/CK1 pin).
Legend: TTL = TTL co ST = Schmi I = Input P = Power	tt Trigger input v			CMOS = CMOS compatible input or output Analog = Analog input O = Output OD = Open-Drain (no P diode to VDD)

TABLE 1-5: PIC18F86J60/86J65/87J60 PINOUT I/O DESCRIPTIONS (CONTINUED)

Note 1: Default assignment for ECCP2/P2A when CCP2MX Configuration bit is set.

2: Default assignments for P1B/P1C/P3B/P3C (ECCPMX Configuration bit is set).

3: Alternate assignment for ECCP2/P2A when CCP2MX Configuration bit is cleared.

Din Nama	Pin Number	Pin Buffer Type Type	Buffer	_
Pin Name	TQFP		Description	
				PORTD is a bidirectional I/O port.
RD0	72	I/O	ST	Digital I/O.
RD1	69	I/O	ST	Digital I/O.
RD2	68	I/O	ST	Digital I/O.
				PORTE is a bidirectional I/O port.
RE0/P2D RE0 P2D	4	I/O O	ST	Digital I/O. ECCP2 PWM output D.
	2	0	_	
RE1/P2C RE1 P2C	3	I/O O	ST —	Digital I/O. ECCP2 PWM output C.
RE2/P2B RE2 P2B	78	I/O O	ST —	Digital I/O. ECCP2 PWM output B.
RE3/P3C RE3 P3C ⁽²⁾	77	I/O O	ST —	Digital I/O. ECCP3 PWM output C.
RE4/P3B RE4 P3B ⁽²⁾	76	I/O O	ST —	Digital I/O. ECCP3 PWM output B.
RE5/P1C RE5 P1C ⁽²⁾	75	I/O O	ST —	Digital I/O. ECCP1 PWM output C.
RE6/P1B RE6 P1B ⁽²⁾	74	I/O O	ST —	Digital I/O. ECCP1 PWM output B.
RE7/ECCP2/P2A RE7 ECCP2 ⁽³⁾ P2A ⁽³⁾	73	I/O I/O O	ST ST	Digital I/O. Capture 2 input/Compare 2 output/PWM2 output. ECCP2 PWM output A.
			DS levels	CMOS=CMOS compatible input or outputAnalog=Analog inputO=OutputOD=Open-Drain (no P diode to VDD)

TABLE 1-5: PIC18F86J60/86J65/87J60 PINOUT I/O DESCRIPTIONS (CONTINUED)

Note 1: Default assignment for ECCP2/P2A when CCP2MX Configuration bit is set.

2: Default assignments for P1B/P1C/P3B/P3C (ECCPMX Configuration bit is set).

3: Alternate assignment for ECCP2/P2A when CCP2MX Configuration bit is cleared.

Pin Name	Pin Number	Pin	Buffer	
	TQFP	Туре	Туре	Description
				PORTF is a bidirectional I/O port.
RF1/AN6/C2OUT RF1 AN6 C2OUT	23	I/O I O	ST Analog —	Digital I/O. Analog input 6. Comparator 2 output.
RF2/AN7/C1OUT RF2 AN7 C1OUT	18	I/O I O	ST Analog —	Digital I/O. Analog input 7. Comparator 1 output.
RF3/AN8 RF3 AN8	17	I/O I	ST Analog	Digital I/O. Analog input 8.
RF4/AN9 RF4 AN9	16	I/O I	ST Analog	Digital I/O. Analog input 9.
RF5/AN10/CVREF RF5 AN10 CVREF	15	I/O I O	ST Analog —	Digital I/O. Analog input 10. Comparator reference voltage output.
RF6/AN11 RF6 AN11	14	I/O I	ST Analog	Digital I/O. Analog input 11.
RF7/ <u>SS1</u> RF7 SS1	13	I/O I	ST TTL	Digital I/O. SPI slave select input.
		with CM0	OS levels	CMOS = CMOS compatible input or output Analog = Analog input O = Output OD = Open-Drain (no P diode to VDD)

TABLE 1-5: PIC18F86J60/86J65/87J60 PINOUT I/O DESCRIPTIONS (CONTINUED)

Note 1: Default assignment for ECCP2/P2A when CCP2MX Configuration bit is set.

2: Default assignments for P1B/P1C/P3B/P3C (ECCPMX Configuration bit is set).

3: Alternate assignment for ECCP2/P2A when CCP2MX Configuration bit is cleared.

Pin Name	Pin Number	Pin	Buffer Type	Description		
Pin Name	TQFP	Туре				
				PORTG is a bidirectional I/O port.		
RG0/ECCP3/P3A	56					
RG0		I/O	ST	Digital I/O.		
ECCP3		I/O	ST	Capture 3 input/Compare 3 output/PWM3 output.		
P3A		0		ECCP3 PWM output A.		
RG1/TX2/CK2	55					
RG1		I/O	ST	Digital I/O.		
TX2		0	_	EUSART2 asynchronous transmit.		
CK2		I/O	ST	EUSART2 synchronous clock (see related RX2/DT2 pin).		
RG2/RX2/DT2	42					
RG2		I/O	ST	Digital I/O.		
RX2		I	ST	EUSART2 asynchronous receive.		
DT2		I/O	ST	EUSART2 synchronous data (see related TX2/CK2 pin).		
RG3/CCP4/P3D	41					
RG3		I/O	ST	Digital I/O.		
CCP4		I/O	ST	Capture 4 input/Compare 4 output/PWM4 output.		
P3D		0	—	ECCP3 PWM output D.		
RG4/CCP5/P1D	10					
RG4		I/O	ST	Digital I/O.		
CCP5		I/O	ST	Capture 5 input/Compare 5 output/PWM5 output.		
P1D		0		ECCP1 PWM output D.		
-	ompatible input			CMOS = CMOS compatible input or output		
	itt Trigger input v	with CM0	OS levels	Analog = Analog input		
I = Input				O = Output		
P = Powe				OD = Open-Drain (no P diode to VDD)		
Note 1: Default assignment for ECCP2/P2A when CCP2MX Configuration bit is set.						

TABLE 1-5: PIC18F86J60/86J65/87J60 PINOUT I/O DESCRIPTIONS (CONTINUED)

2: Default assignments for P1B/P1C/P3B/P3C (ECCPMX Configuration bit is set).

3: Alternate assignment for ECCP2/P2A when CCP2MX Configuration bit is cleared.

	Pin Number	Pin Type	Buffer	Provide the second
Pin Name	TQFP		Туре	Description
				PORTH is a bidirectional I/O port.
RH0	79	I/O	ST	Digital I/O.
RH1	80	I/O	ST	Digital I/O.
RH2	1	I/O	ST	Digital I/O.
RH3	2	I/O	ST	Digital I/O.
RH4/AN12/P3C RH4 AN12 P3C ⁽⁴⁾	22	I/O I O	ST Analog —	Digital I/O. Analog input 12. ECCP3 PWM output C.
RH5/AN13/P3B RH5 AN13 P3B ⁽⁴⁾	21	I/O I O	ST Analog —	Digital I/O. Analog input 13. ECCP3 PWM output B.
RH6/AN14/P1C RH6 AN14 P1C ⁽⁴⁾	20	I/O I O	ST Analog —	Digital I/O. Analog input 14. ECCP1 PWM output C.
RH7/AN15/P1B RH7 AN15 P1B ⁽⁴⁾	19	I/O I O	ST Analog —	Digital I/O. Analog input 15. ECCP1 PWM output B.
I = Input P = Power	t Trigger input v			CMOS = CMOS compatible input or output Analog = Analog input O = Output OD = Open-Drain (no P diode to VDD) MX Configuration bit is set.

2: Default assignments for P1B/P1C/P3B/P3C (ECCPMX Configuration bit is set).

3: Alternate assignment for ECCP2/P2A when CCP2MX Configuration bit is cleared.

Pin Name	Pin Number	Pin Type	Buffer Type	Description
	TQFP			
				PORTJ is a bidirectional I/O port.
RJ4	39	I/O	ST	Digital I/O.
RJ5	40	I/O	ST	Digital I/O
Vss	11, 31, 51, 70	Р	_	Ground reference for logic and I/O pins.
Vdd	32, 48, 71	Р		Positive supply for peripheral digital logic and I/O pins.
AVss	26	Р	_	Ground reference for analog modules.
AVdd	25	Р	_	Positive supply for analog modules.
ENVREG	24	I	ST	Enable for on-chip voltage regulator.
VDDCORE/VCAP VDDCORE	12	Ρ	_	Core logic power or external filter capacitor connection. Positive supply for microcontroller core logic (regulator disabled).
VCAP		Р	_	External filter capacitor connection (regulator enabled).
VSSPLL	67	Р	_	Ground reference for Ethernet PHY PLL.
VDDPLL	66	Р	—	Positive 3.3V supply for Ethernet PHY PLL.
Vsstx	64	Р	—	Ground reference for Ethernet PHY transmit subsystem.
Vddtx	61	Р	_	Positive 3.3V supply for Ethernet PHY transmit subsystem.
Vssrx	57	Р	_	Ground reference for Ethernet PHY receive subsystem.
Vddrx	60	Р	_	Positive 3.3V supply for Ethernet PHY receive subsystem.
RBIAS	65	I	Analog	Bias current for Ethernet PHY. Must be tied to Vss via a resistor; see Section 18.0 "Ethernet Module " for specification.
TPOUT+	63	0	—	Ethernet differential signal output.
TPOUT-	62	0	_	Ethernet differential signal output.
TPIN+	59	Ι	Analog	Ethernet differential signal input.
TPIN-	58	I	Analog	Ethernet differential signal input.
Legend: TTL = TTL co	ompatible input			CMOS = CMOS compatible input or output

TABLE 1-5: PIC18F86J60/86J65/87J60 PINOUT I/O DESCRIPTIONS (CONTINUED)

ST = Schmitt Trigger input with CMOS levels

- Analog = Analog input 0 = Output

OD

= Input 1 Р = Power

= Open-Drain (no P diode to VDD)

Note 1: Default assignment for ECCP2/P2A when CCP2MX Configuration bit is set.

2: Default assignments for P1B/P1C/P3B/P3C (ECCPMX Configuration bit is set).

3: Alternate assignment for ECCP2/P2A when CCP2MX Configuration bit is cleared.

Pin Name	Pin Number	Pin Type	Buffer	Burn 1 ff
	TQFP		Туре	Description
MCLR	13	Ι	ST	Master Clear (Reset) input. This pin is an active-low Reset to the device.
OSC1/CLKI OSC1	63	I	ST	Oscillator crystal or external clock input. Oscillator crystal input or external clock source input. ST buffer when configured in internal RC mode; CMOS otherwise.
CLKI		Ι	CMOS	External clock source input. Always associated with pin function OSC1. (See related OSC2/CLKO pin.)
OSC2/CLKO OSC2	64	о	_	Oscillator crystal or clock output. Oscillator crystal output. Connects to crystal or resonator
CLKO		0	—	in Crystal Oscillator mode. In Internal RC mode, OSC2 pin outputs CLKO which has 1/4 the frequency of OSC1 and denotes the instruction cycle rate.
				PORTA is a bidirectional I/O port.
RA0/LEDA/AN0 RA0 LEDA AN0	35	I/O O I	TTL — Analog	Digital I/O. Ethernet LEDA indicator output. Analog input 0.
RA1/LEDB/AN1 RA1 LEDB AN1	34	I/O O I	TTL — Analog	Digital I/O. Ethernet LEDB indicator output. Analog input 1.
RA2/AN2/Vref- RA2 AN2 Vref-	33	I/O I I	TTL Analog Analog	Digital I/O. Analog input 2. A/D reference voltage (low) input.
RA3/AN3/Vref+ RA3 AN3 Vref+	32	I/O I I	TTL Analog Analog	Digital I/O. Analog input 3. A/D reference voltage (high) input.
RA4/T0CKI RA4 T0CKI	42	I/O I	ST ST	Digital I/O. Timer0 external clock input.
RA5/AN4 RA5 AN4	41	I/O I	TTL	Digital I/O. Analog input 4.
-		with CM	<u> </u>	CMOS = CMOS compatible input or output Analog = Analog input O = Output OD = Open-Drain (no P diode to VDD)

Note 1: Alternate assignment for ECCP2/P2A when CCP2MX Configuration bit is cleared (Extended Microcontroller mode).

2: Default assignment for ECCP2/P2A for all devices in all operating modes (CCP2MX Configuration bit is set).

3: Default assignments for P1B/P1C/P3B/P3C (ECCPMX Configuration bit is set).

4: Alternate assignment for ECCP2/P2A when CCP2MX Configuration bit is cleared (Microcontroller mode).

Pin Name	Pin Number	Pin	Buffer Type	Description
	TQFP	Туре		Description
	_			PORTB is a bidirectional I/O port. PORTB can be software programmed for internal weak pull-ups on all inputs.
RB0/INT0/FLT0 RB0 INT0 FLT0	5	I/O I I	TTL ST ST	Digital I/O. External interrupt 0. Enhanced PWM Fault input (ECCP modules); enabled in software.
RB1/INT1 RB1 INT1	6	I/O I	TTL ST	Digital I/O. External interrupt 1.
RB2/INT2 RB2 INT2	7	I/O I	TTL ST	Digital I/O. External interrupt 2.
RB3/INT3/ECCP2/P2A RB3 INT3 ECCP2 ⁽¹⁾ P2A ⁽¹⁾	8	I/O I I/O O	TTL ST ST —	Digital I/O. External interrupt 3. Capture 2 input/Compare 2 output/PWM2 output. ECCP2 PWM output A.
RB4/KBI0 RB4 KBI0	69	I/O I	TTL TTL	Digital I/O. Interrupt-on-change pin.
RB5/KBI1 RB5 KBI1	68	I/O I	TTL TTL	Digital I/O. Interrupt-on-change pin.
RB6/KBI2/PGC RB6 KBI2 PGC	67	I/O I I/O	TTL TTL ST	Digital I/O. Interrupt-on-change pin. In-Circuit Debugger and ICSP™ programming clock pin.
RB7/KBI3/PGD RB7 KBI3 PGD	57	I/O I I/O	TTL TTL ST	Digital I/O. Interrupt-on-change pin. In-Circuit Debugger and ICSP programming data pin.
I = Input P = Power	tt Trigger input v			CMOS = CMOS compatible input or output Analog = Analog input O = Output OD = Open-Drain (no P diode to VDD) 2MX Configuration bit is cleared (Extended Microcontroller mode

TABLE 1-6: PIC18F96J60/96J65/97J60 PINOUT I/O DESCRIPTIONS (CONTINUED)

Default assignment for ECCP2/P2A for all devices in all operating modes (CCP2MX Configuration bit is set).

3: Default assignments for P1B/P1C/P3B/P3C (ECCPMX Configuration bit is set).

4: Alternate assignment for ECCP2/P2A when CCP2MX Configuration bit is cleared (Microcontroller mode).

Pin Name	Pin Number	Pin Type	Buffer	Description
	TQFP		Туре	Description
				PORTC is a bidirectional I/O port.
RC0/T1OSO/T13CKI	44			
RC0		I/O	ST	Digital I/O.
T10S0		0	_	Timer1 oscillator output.
T13CKI		I	ST	Timer1/Timer3 external clock input.
RC1/T1OSI/ECCP2/P2A	43			
RC1		I/O	ST	Digital I/O.
T10SI		I	CMOS	Timer1 oscillator input.
ECCP2 ⁽²⁾		I/O	ST	Capture 2 input/Compare 2 output/PWM2 output.
P2A ⁽²⁾		0		ECCP2 PWM output A.
RC2/ECCP1/P1A	53			
RC2		I/O	ST	Digital I/O.
ECCP1		I/O	ST	Capture 1 input/Compare 1 output/PWM1 output.
P1A		0	—	ECCP1 PWM output A.
RC3/SCK1/SCL1	54			
RC3		I/O	ST	Digital I/O.
SCK1		I/O	ST	Synchronous serial clock input/output for SPI mode.
SCL1		I/O	ST	Synchronous serial clock input/output for I ² C™ mode.
RC4/SDI1/SDA1	55			
RC4		I/O	ST	Digital I/O.
SDI1		I	ST	SPI data in.
SDA1		I/O	ST	I ² C data I/O.
RC5/SDO1	56			
RC5		I/O	ST	Digital I/O.
SDO1		0	_	SPI data out.
RC6/TX1/CK1	45			
RC6	-	I/O	ST	Digital I/O.
TX1		0	—	EUSART1 asynchronous transmit.
CK1		I/O	ST	EUSART1 synchronous clock (see related RX1/DT1 pin).
RC7/RX1/DT1	46			
RC7	-	I/O	ST	Digital I/O.
RX1		I.	ST	EUSART1 asynchronous receive.
DT1		I/O	ST	EUSART1 synchronous data (see related TX1/CK1 pin).
	ompatible input			CMOS = CMOS compatible input or output
ST = Schmi	tt Trigger input v	with CM0	OS levels	Analog = Analog input
I = Input				O = Output
P = Power				OD = Open-Drain (no P diode to VDD)

TABLE 1-6: PIC18F96J60/96J65/97J60 PINOUT I/O DESCRIPTIONS (CONTINUED)

Note 1: Alternate assignment for ECCP2/P2A when CCP2MX Configuration bit is cleared (Extended Microcontroller mode).

2: Default assignment for ECCP2/P2A for all devices in all operating modes (CCP2MX Configuration bit is set).

3: Default assignments for P1B/P1C/P3B/P3C (ECCPMX Configuration bit is set).

4: Alternate assignment for ECCP2/P2A when CCP2MX Configuration bit is cleared (Microcontroller mode).

Pin Name	Pin Number	FIII	Buffer	Description
	TQFP	Туре	Туре	·
				PORTD is a bidirectional I/O port.
RD0/AD0/PSP0	92			
RD0		I/O	ST	Digital I/O.
AD0 PSP0		1/O 1/O	TTL TTL	External memory address/data 0. Parallel Slave Port data.
		1/0	116	
RD1/AD1/PSP1 RD1	91	I/O	ST	Digital I/O.
AD1		1/O	TTL	External memory address/data 1.
PSP1		I/O	TTL	Parallel Slave Port data.
RD2/AD2/PSP2	90			
RD2		I/O	ST	Digital I/O.
AD2		I/O	TTL	External memory address/data 2.
PSP2		I/O	TTL	Parallel Slave Port data.
RD3/AD3/PSP3	89			
RD3		I/O	ST	Digital I/O.
AD3		I/O	TTL	External memory address/data 3.
PSP3		I/O	TTL	Parallel Slave Port data.
RD4/AD4/PSP4/SDO2	88			
RD4 AD4		1/O 1/O	ST TTL	Digital I/O. External memory address/data 4.
AD4 PSP4		1/O 1/O	TTL	Parallel Slave Port data.
SDO2		0	—	SPI data out.
RD5/AD5/PSP5/	87			
SDI2/SDA2	0.			
RD5		I/O	ST	Digital I/O.
AD5		I/O	TTL	External memory address/data 5.
PSP5		I/O	TTL	Parallel Slave Port data.
SDI2 SDA2		 /O	ST ST	SPI data in. I ² C™ data I/O.
	04		01	
RD6/AD6/PSP6/ SCK2/SCL2	84			
RD6		I/O	ST	Digital I/O.
AD6		I/O	TTL	External memory address/data 6.
PSP6		I/O	TTL	Parallel Slave Port data.
SCK2		1/0	ST ST	Synchronous serial clock input/output for SPI mode. Synchronous serial clock input/output for I ² C mode.
SCL2		I/O	31	Synchronous senar clock inputoulput for r C mode.
RD7/AD7/PSP7/SS2	83		ST	Digital I/O.
RD7 AD7		I/O I/O	TTL	External memory address/data 7.
PSP7		1/O	TTL	Parallel Slave Port data.
SS2		I	TTL	SPI slave select input.
Legend: TTL = TTL compatible input				CMOS = CMOS compatible input or output
			OS levels	Analog = Analog input
		P2/P2A M	vhen CCP	
ST = Schmitt Trigger input with CMOS levels Analog = Analog input I = Input O = Output P = Power OD = Open-Drain (no P diode to VDD) Note 1: Alternate assignment for ECCP2/P2A when CCP2MX Configuration bit is cleared (Extended Microcontroller				

TABLE 1-6: PIC18F96J60/96J65/97J60 PINOUT I/O DESCRIPTIONS (CONTINUED)

3: Default assignments for P1B/P1C/P3B/P3C (ECCPMX Configuration bit is set).

4: Alternate assignment for ECCP2/P2A when CCP2MX Configuration bit is cleared (Microcontroller mode).

Pin Name	Pin Number	Pin	Buffer	Description		
Pin Name	TQFP	Туре	Туре	Description		
				PORTE is a bidirectional I/O port.		
RE0/AD8/RD/P2D RE0 AD8 RD P2D	4	I/O I/O I O	ST TTL TTL —	Digital I/O. External memory address/data 8. Read control for Parallel Slave Port. ECCP2 PWM output D.		
RE1/AD9/WR/P2C RE1 AD9 WR P2C	3	I/O I/O I O	ST TTL TTL —	Digital I/O. External memory address/data 9. Write control for Parallel Slave Port. ECCP2 PWM output C.		
RE2/AD10/CS/P2B RE2 AD10 CS P2B	98	I/O I/O I O	ST TTL TTL —	Digital I/O. External memory address/data 10. Chip select control for Parallel Slave Port. ECCP2 PWM output B.		
RE3/AD11/P3C RE3 AD11 P3C ⁽³⁾	97	I/O I/O O	ST TTL	Digital I/O. External memory address/data 11. ECCP3 PWM output C.		
RE4/AD12/P3B RE4 AD12 P3B ⁽³⁾	96	I/O I/O O	ST TTL	Digital I/O. External memory address/data 12. ECCP3 PWM output B.		
RE5/AD13/P1C RE5 AD13 P1C ⁽³⁾	95	I/O I/O O	ST TTL —	Digital I/O. External memory address/data 13. ECCP1 PWM output C.		
RE6/AD14/P1B RE6 AD14 P1B ⁽³⁾	94	I/O I/O O	ST TTL	Digital I/O. External memory address/data 14. ECCP1 PWM output B.		
RE7/AD15/ECCP2/P2A RE7 AD15 ECCP2 ⁽⁴⁾ P2A ⁽⁴⁾	93	I/O I/O I/O O	ST TTL ST	Digital I/O. External memory address/data 15. Capture 2 input/Compare 2 output/PWM2 output. ECCP2 PWM output A.		
RE7 AD15 ECCP2 ⁽⁴⁾ P2A ⁽⁴⁾ Legend: TTL = TTL c	ompatible input	I/O I/O O	TTL ST —	External memory address/data 15. Capture 2 input/Compare 2 output/PWM2 output		

TABLE 1-6: PIC18F96J60/96J65/97J60 PINOUT I/O DESCRIPTIONS (CONTINUED)

Note 1: Alternate assignment for ECCP2/P2A when CCP2MX Configuration bit is cleared (Extended Microcontroller mode).

2: Default assignment for ECCP2/P2A for all devices in all operating modes (CCP2MX Configuration bit is set).

3: Default assignments for P1B/P1C/P3B/P3C (ECCPMX Configuration bit is set).

4: Alternate assignment for ECCP2/P2A when CCP2MX Configuration bit is cleared (Microcontroller mode).

Din Nome	Pin Number	Pin	Buffer	Description			
Pin Name	TQFP	Туре	Туре	Description			
				PORTF is a bidirectional I/O port.			
RF0/AN5	12						
RF0		I/O	ST	Digital I/O.			
AN5		I	Analog	Analog input 5.			
RF1/AN6/C2OUT	28		OT				
RF1 AN6		I/O I	ST Analog	Digital I/O. Analog input 6.			
C2OUT		0		Comparator 2 output.			
RF2/AN7/C1OUT	23			F #			
RF2	20	I/O	ST	Digital I/O.			
AN7		I	Analog	Analog input 7.			
C1OUT		0	—	Comparator 1 output.			
RF3/AN8	22						
RF3		I/O	ST	Digital I/O.			
AN8		I	Analog	Analog input 8.			
RF4/AN9	21						
RF4		I/O	ST	Digital I/O.			
AN9		I	Analog	Analog input 9.			
RF5/AN10/CVREF	20						
RF5		I/O	ST	Digital I/O.			
AN10 CVREF		I O	Analog	Analog input 10. Comparator reference voltage output.			
-	10	0		Comparator reference voltage output.			
RF6/AN11 RF6	19	I/O	ST	Digital I/O.			
AN11		"C	Analog	Analog input 11.			
RF7/SS1	18						
RF7	10	I/O	ST	Digital I/O.			
SS1		I	TTL	SPI slave select input.			
Legend: TTL = TTL co ST = Schmit I = Input P = Power	mpatible input t Trigger input v	with CM0	OS levels	CMOS = CMOS compatible input or output Analog = Analog input O = Output OD = Open-Drain (no P diode to VDD)			

TABLE 1-6: PIC18F96J60/96J65/97J60 PINOUT I/O DESCRIPTIONS (CONTINUED)

Note 1: Alternate assignment for ECCP2/P2A when CCP2MX Configuration bit is cleared (Extended Microcontroller mode).

2: Default assignment for ECCP2/P2A for all devices in all operating modes (CCP2MX Configuration bit is set).

3: Default assignments for P1B/P1C/P3B/P3C (ECCPMX Configuration bit is set).

4: Alternate assignment for ECCP2/P2A when CCP2MX Configuration bit is cleared (Microcontroller mode).

Pin Name	Pin Number TQFP	Pin Type	Buffer Type	Description		
				PORTG is a bidirectional I/O port.		
RG0/ECCP3/P3A	71					
RG0		I/O	ST	Digital I/O.		
ECCP3		I/O	ST	Capture 3 input/Compare 3 output/PWM3 output.		
P3A		0	—	ECCP3 PWM output A.		
RG1/TX2/CK2	70					
RG1		I/O	ST	Digital I/O.		
TX2		0		EUSART2 asynchronous transmit.		
CK2		I/O	ST	EUSART2 synchronous clock (see related RX2/DT2 pin).		
RG2/RX2/DT2	52		07			
RG2 RX2		I/O	ST ST	Digital I/O.		
DT2		1/O	ST	EUSART2 asynchronous receive. EUSART2 synchronous data (see related TX2/CK2 pin).		
	54		01			
RG3/CCP4/P3D RG3	51	I/O	ST	Digital I/O.		
CCP4		1/O	ST	Capture 4 input/Compare 4 output/PWM4 output.		
P3D		0	_	ECCP3 PWM output D.		
RG4/CCP5/P1D	14					
RG4		I/O	ST	Digital I/O.		
CCP5		I/O	ST	Capture 5 input/Compare 5 output/PWM5 output.		
P1D		0	_	ECCP1 PWM output D.		
RG5	11	I/O	ST	Digital I/O.		
RG6	10	I/O	ST	Digital I/O.		
RG7	38	I/O	ST	Digital I/O.		
-	compatible input			CMOS = CMOS compatible input or output		
	mitt Trigger input	with CM	OS levels	Analog = Analog input		
I = Inpu				O = Output		
P = Pow				OD = Open-Drain (no P diode to VDD)		
				2MX Configuration bit is cleared (Extended Microcontroller modes in all operating modes (CCP2MX Configuration bit is set).		

TABLE 1-6: PIC18F96J60/96J65/97J60 PINOUT I/O DESCRIPTIONS (CONTINUED)

3: Default assignments for P1B/P1C/P3B/P3C (ECCPMX Configuration bit is set).

4: Alternate assignment for ECCP2/P2A when CCP2MX Configuration bit is cleared (Microcontroller mode).

Din Nome	Pin Number	Pin	Buffer	Description			
Pin Name	TQFP	Туре	Туре	Description			
				PORTH is a bidirectional I/O port.			
RH0/A16	99						
RH0 A16		1/O O	ST	Digital I/O. External memory address 16.			
	100	0		External memory address To.			
RH1/A17 RH1	100	I/O	ST	Digital I/O.			
A17		0	_	External memory address 17.			
RH2/A18	1						
RH2		I/O	ST	Digital I/O.			
A18		0	—	External memory address 18.			
RH3/A19	2		07				
RH3 A19		1/O O	ST	Digital I/O. External memory address 19.			
RH4/AN12/P3C	27	Ŭ					
RH4	21	I/O	ST	Digital I/O.			
AN12		I	Analog	Analog input 12.			
P3C ⁽⁵⁾		0	—	ECCP3 PWM output C.			
RH5/AN13/P3B	26		07				
RH5 AN13		I/O I	ST Analog	Digital I/O. Analog input 13.			
P3B ⁽⁵⁾		0	—	ECCP3 PWM output B.			
RH6/AN14/P1C	25						
RH6		I/O	ST	Digital I/O.			
AN14 P1C ⁽⁵⁾			Analog	Analog input 14.			
		0	_	ECCP1 PWM output C.			
RH7/AN15/P1B RH7	24	I/O	ST	Digital I/O.			
AN15		1/0	Analog	Analog input 15.			
P1B ⁽⁵⁾		0	— [°]	ECCP1 PWM output B.			
	compatible input			CMOS = CMOS compatible input or output			
ST = Schr I = Input	nitt Trigger input	with CM	OS levels	Analog = Analog input O = Output			

TABLE 1-6: PIC18F96J60/96J65/97J60 PINOUT I/O DESCRIPTIONS (CONTINUED)

 P
 = Power
 OD
 = Open-Drain (no P diode to VDD)

 Note
 1:
 Alternate assignment for ECCP2/P2A when CCP2MX Configuration bit is cleared (Extended Microcontroller mode).

Principal de la signment for ECCP2/P2A for all devices in all operating modes (CCP2MX Configuration bit is set).

3: Default assignments for P1B/P1C/P3B/P3C (ECCPMX Configuration bit is set).

4: Alternate assignment for ECCP2/P2A when CCP2MX Configuration bit is cleared (Microcontroller mode).

Pin Name	Pin Number	Pin	Buffer	Description
Pin Name	TQFP	Туре	Туре	Description
				PORTJ is a bidirectional I/O port.
RJ0/ALE	49			
RJ0 ALE		I/O O	ST	Digital I/O.
		0	_	External memory address latch enable.
RJ1/OE RJ1	50	I/O	ST	Digital I/O.
OE		0	_	External memory output enable.
RJ2/WRL	66			
RJ2		I/O	ST	Digital I/O.
WRL		0	—	External memory write low control.
RJ3/WRH	61			
RJ3 WRH		1/0	ST	Digital I/O.
		0	_	External memory write high control.
RJ4/BA0 RJ4	47	I/O	ST	Digital I/O.
BA0		0	_	External memory byte address 0 control.
RJ5/CE	48			
RJ5		I/O	ST	Digital I/O
CE		0	—	External memory chip enable control.
RJ6/LB	58			
RJ6 LB		1/0	ST	Digital I/O.
		0	_	External memory low byte control.
RJ7/UB RJ7	39	I/O	ST	Digital I/O.
UB		0		External memory high byte control.
Legend: TTL = T	TL compatible input	1	I	CMOS = CMOS compatible input or output
ST = S	chmitt Trigger input	with CM0	OS levels	Analog = Analog input
I = In	iput			O = Output

TABLE 1-6:	PIC18F96J60/96J65/97J60 PINOUT I/O DESCRIPTIONS (CONTINUED)	

I = Input P = Power

= Open-Drain (no P diode to VDD)

Note 1: Alternate assignment for ECCP2/P2A when CCP2MX Configuration bit is cleared (Extended Microcontroller mode).

OD

2: Default assignment for ECCP2/P2A for all devices in all operating modes (CCP2MX Configuration bit is set).

3: Default assignments for P1B/P1C/P3B/P3C (ECCPMX Configuration bit is set).

4: Alternate assignment for ECCP2/P2A when CCP2MX Configuration bit is cleared (Microcontroller mode).

Dia Nama	Pin Number	Pin	Buffer	Description			
Pin Name	TQFP	Туре	Туре				
NC	9	_	—	No connect.			
Vss	15, 36, 40, 60, 65, 85	Р	_	Ground reference for logic and I/O pins.			
Vdd	17, 37, 59, 62, 86	Р	—	Positive supply for peripheral digital logic and I/O pins.			
AVss	31	Р		Ground reference for analog modules.			
AVdd	30	Р	_	Positive supply for analog modules.			
ENVREG	29	Ι	ST	Enable for on-chip voltage regulator.			
VDDCORE/VCAP VDDCORE	16	Р	_	Core logic power or external filter capacitor connection. Positive supply for microcontroller core logic (regulator disabled).			
VCAP		Р	_	External filter capacitor connection (regulator enabled).			
VSSPLL	82	Р	_	Ground reference for Ethernet PHY PLL.			
VDDPLL	81	Р	_	Positive 3.3V supply for Ethernet PHY PLL.			
Vsstx	79	Р	_	Ground reference for Ethernet PHY transmit subsystem.			
Vddtx	76	Р	—	Positive 3.3V supply for Ethernet PHY transmit subsystem.			
VSSRX	72	Р	_	Ground reference for Ethernet PHY receive subsystem.			
Vddrx	75	Р	_	Positive 3.3V supply for Ethernet PHY receive subsystem.			
RBIAS	80	I	Analog	Bias current for Ethernet PHY. Must be tied to Vss via a resistor; see Section 18.0 "Ethernet Module " for specification.			
TPOUT+	78	0	_	Ethernet differential signal output.			
TPOUT-	77	0	_	Ethernet differential signal output.			
TPIN+	74	I	Analog	Ethernet differential signal input.			
TPIN-	73	I	Analog	Ethernet differential signal input.			
0	compatible input	with CM		CMOS = CMOS compatible input or output			

TABLE 1-6: PIC18F96J60/96J65/97J60 PINOUT I/O DESCRIPTIONS (CONTINUED)

ST = Schmitt Trigger input with CMOS levels = Input L

Analog = Analog input 0

OD

= Output

= Open-Drain (no P diode to VDD)

Note 1: Alternate assignment for ECCP2/P2A when CCP2MX Configuration bit is cleared (Extended Microcontroller mode).

2: Default assignment for ECCP2/P2A for all devices in all operating modes (CCP2MX Configuration bit is set).

3: Default assignments for P1B/P1C/P3B/P3C (ECCPMX Configuration bit is set).

4: Alternate assignment for ECCP2/P2A when CCP2MX Configuration bit is cleared (Microcontroller mode).

5: Alternate assignments for P1B/P1C/P3B/P3C (ECCPMX Configuration bit is cleared).

Р

= Power

2.0 OSCILLATOR CONFIGURATIONS

2.1 Overview

Devices in the PIC18F97J60 family incorporate an oscillator and microcontroller clock system that differs from standard PIC18FXXJXX devices. The addition of the Ethernet module, with its requirement for a stable 25 MHz clock source, makes it necessary to provide a primary oscillator that can provide this frequency as well as a range of different microcontroller clock speeds. An overview of the oscillator structure is shown in Figure 2-1.

Other oscillator features used in PIC18FXXJXX enhanced microcontrollers, such as the internal RC oscillator and clock switching, remain the same. They are discussed later in this chapter.

2.2 Oscillator Types

The PIC18F97J60 family of devices can be operated in five different oscillator modes:

- 1. HS High-Speed Crystal/Resonator
- 2. HSPLL High-Speed Crystal/Resonator with Software PLL Control
- 3. EC External Clock with Fosc/4 Output
- 4. ECPLL External Clock with Software PLL Control
- 5. INTRC Internal 31 kHz Oscillator


2.2.1 OSCILLATOR CONTROL

The oscillator mode is selected by programming the FOSC2:FOSC0 Configuration bits. FOSC1:FOSC0 bits select the default primary oscillator modes, while FOSC2 selects when INTRC may be invoked.

The OSCCON register (Register 2-2) selects the Active Clock mode. It is primarily used in controlling clock switching in power-managed modes. Its use is discussed in **Section 2.7.1 "Oscillator Control Register"**.

The OSCTUNE register (Register 2-1) is used to select the system clock frequency from the primary oscillator source by selecting combinations of prescaler/postscaler settings and enabling the PLL. Its use is described in **Section 2.6.1 "PLL Block"**.

FIGURE 2-1: PIC18F97J60 FAMILY CLOCK DIAGRAM




2.3 Crystal Oscillator/Ceramic Resonators (HS Modes)

In HS or HSPLL Oscillator modes, a crystal is connected to the OSC1 and OSC2 pins to establish oscillation. Figure 2-2 shows the pin connections.

The oscillator design requires the use of a crystal that is rated for parallel resonant operation.

Note:	Use of a crystal rated for series resonant
	operation may give a frequency out of the
	crystal manufacturer's specifications.

FIGURE 2-2: CRYSTAL OSCILLATOR OPERATION (HS OR HSPLL CONFIGURATION)



3: RF varies with the oscillator mode chosen.

TABLE 2-1:CAPACITOR SELECTION FOR
CRYSTAL OSCILLATOR

Osc Type	Crystal Freq.	Typical Capacitor Values Tested:			
	Fled.	C1	C2		
HS	25 MHz	33 pF	33 pF		

Capacitor values are for design guidance only.

Different capacitor values may be required to produce acceptable oscillator operation. The user should test the performance of the oscillator over the expected VDD and temperature range for the application. Refer to the following application notes for oscillator specific information:

- AN588, "PIC[®] Microcontroller Oscillator Design Guide"
- AN826, "Crystal Oscillator Basics and Crystal Selection for rfPIC[®] and PIC[®] Devices"
- AN849, "Basic PIC[®] Oscillator Design"
- AN943, "Practical PIC[®] Oscillator Analysis and Design"
- AN949, "Making Your Oscillator Work"


See the notes following this table for additional information.

- **Note 1:** Higher capacitance increases the stability of the oscillator but also increases the start-up time.
 - 2: Since each crystal has its own characteristics, the user should consult the crystal manufacturer for appropriate values of external components.
 - **3:** Rs may be required to avoid overdriving crystals with low drive level specifications.
 - Always verify oscillator performance over the VDD and temperature range that is expected for the application.

2.4 External Clock Input (EC Modes)

The EC and ECPLL Oscillator modes require an external clock source to be connected to the OSC1 pin. There is no oscillator start-up time required after a Power-on Reset or after an exit from Sleep mode.


In the EC Oscillator mode, the oscillator frequency divided by 4 is available on the OSC2 pin. This signal may be used for test purposes or to synchronize other logic. Figure 2-3 shows the pin connections for the EC Oscillator mode.



An external clock source may also be connected to the OSC1 pin in the HS mode, as shown in Figure 2-4. In this configuration, the OSC2 pin is left open. Current consumption in this configuration will be somewhat higher than EC mode, as the internal oscillator's feedback circuitry will be enabled (in EC mode, the feedback circuit is disabled).

FIGURE 2-4:

EXTERNAL CLOCK INPUT OPERATION (HS CONFIGURATION)



2.5 Internal Oscillator Block

The PIC18F97J60 family of devices includes an internal oscillator source (INTRC) which provides a nominal 31 kHz output. The INTRC is enabled on device power-up and clocks the device during its configuration cycle until it enters operating mode. INTRC is also enabled if it is selected as the device clock source or if any of the following are enabled:

- Fail-Safe Clock Monitor
- Watchdog Timer
- Two-Speed Start-up

These features are discussed in greater detail in Section 24.0 "Special Features of the CPU".

The INTRC can also be optionally configured as the default clock source on device start-up by setting the FOSC2 Configuration bit. This is discussed in **Section 2.7.1 "Oscillator Control Register"**.

2.6 Ethernet Operation and the Microcontroller Clock

Although devices of the PIC18F97J60 family can accept a wide range of crystals and external oscillator inputs, they must always have a 25 MHz clock source when used for Ethernet applications. No provision is made for internally generating the required Ethernet clock from a primary oscillator source of a different frequency. A frequency tolerance is specified, likely excluding the use of ceramic resonators. See **Section 27.0 "Electrical Characteristics"**, Table 27-6, parameter 5, for more details.

2.6.1 PLL BLOCK

To accommodate a range of applications and microcontroller clock speeds, a separate PLL block is incorporated into the clock system. It consists of three components:

- A configurable prescaler (1:2 or 1:3)
- A 5x PLL frequency multiplier
- A configurable postscaler (1:1, 1:2, or 1:3)

The operation of the PLL block's components is controlled by the OSCTUNE register (Register 2-1). The use of the PLL block's prescaler and postscaler, with or without the PLL itself, provides a range of system clock frequencies to choose from, including the unaltered 25 MHz of the primary oscillator. The full range of possible oscillator configurations compatible with Ethernet operation is shown in Table 2-2.

REGISTER 2-1: OSCTUNE: PLL BLOCK CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0
PPST1	PLLEN ⁽¹⁾	PPST0	PPRE		—	—	—
bit 7							bit 0
Legend:							
R = Readab	ole bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'	
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unki	nown
bit 7	PPST1: PLL	Postscaler Con	figuration bit				
	1 = Divide-by						
	0 = Divide-by						
bit 6	PLLEN: 5x F	requency Multip	olier PLL Ena	ble bit ⁽¹⁾			
	1 = PLL enal	0.00					
	0 = PLL disa						
bit 5		Postscaler Ena	ble bit				
	1 = Postscal						
	0 = Postscal						
bit 4		Prescaler Config	guration bit				
	1 = Divide-by						
	0 = Divide-by						
bit 3-0	Unimplemen	ted: Read as ').				
	Available only for E as '0'.	ECPLL and HSF	PLL oscillator	configurations	otherwise, this	bit is unavailat	ole and is read

5x PLL	PLL Prescaler	PLL Postscaler	PLL Block Configuration (OSCTUNE<7:4>)	Clock Frequency (MHz)
			x101	(Note 1)
	÷2	÷2	1111	31.2500
Enabled		÷3	0111	20.8333
Enabled		Disabled	x100	41.6667
	÷3	÷2	1110	20.8333
		÷3	0110	13.8889
	Disabled ⁽²⁾	Disabled	x00x	25 (Default)
	÷2	÷2	1011	6.2500
Disabled	÷Ζ	÷3	0011	4.1667
	÷3	÷2	1010	4.1667
	÷J	÷3	0010	2.7778

TABLE 2-2: DEVICE CLOCK SPEEDS FOR VARIOUS PLL BLOCK CONFIGURATIONS

Legend: x = Don't care

Note 1: Reserved configuration; represents a clock frequency beyond the microcontroller's operating range.

2: The prescaler is automatically disabled when the PLL and postscaler are both disabled.

2.7 Clock Sources and Oscillator Switching

The PIC18F97J60 family of devices includes a feature that allows the device clock source to be switched from the main oscillator to an alternate clock source. These devices also offer two alternate clock sources. When an alternate clock source is enabled, the various power-managed operating modes are available.

Essentially, there are three clock sources for these devices:

- · Primary oscillators
- · Secondary oscillators
- Internal oscillator block

The **primary oscillators** include the External Crystal and Resonator modes and the External Clock modes. The particular mode is defined by the FOSC2:FOSC0 Configuration bits. The details of these modes are covered earlier in this chapter. The **secondary oscillators** are those external sources not connected to the OSC1 or OSC2 pins. These sources may continue to operate even after the controller is placed in a power-managed mode. The PIC18F97J60 family of devices offers the Timer1 oscillator as a secondary oscillator. In all power-managed modes, this oscillator is often the time base for functions such as a Real-Time Clock (RTC).

Most often, a 32.768 kHz watch crystal is connected between the RC0/T1OSO/T13CKI and RC1/T1OSI pins. Loading capacitors are also connected from each pin to ground. The Timer1 oscillator is discussed in greater detail in **Section 12.3 "Timer1 Oscillator**".

In addition to being a primary clock source, the **internal oscillator** is available as a power-managed mode clock source. The INTRC source is also used as the clock source for several special features, such as the WDT and Fail-Safe Clock Monitor.

The clock sources for the PIC18F97J60 family devices are shown in Figure 2-1. See **Section 24.0 "Special Features of the CPU"** for Configuration register details.

2.7.1 OSCILLATOR CONTROL REGISTER

The OSCCON register (Register 2-2) controls several aspects of the device clock's operation, both in full-power operation and in power-managed modes.

The System Clock Select bits, SCS1:SCS0, select the clock source. The available clock sources are the primary clock (defined by the FOSC2:FOSC0 Configuration bits), the secondary clock (Timer1 oscillator) and the internal oscillator. The clock source changes after one or more of the bits are changed, following a brief clock transition interval.

The OSTS (OSCCON<3>) and T1RUN (T1CON<6>) bits indicate which clock source is currently providing the device clock. The T1RUN bit indicates when the Timer1 oscillator is providing the device clock in secondary clock modes. In power-managed modes, only one of these bits will be set at any time. If neither bit is set, the INTRC source is providing the clock, or the internal oscillator has just started and is not yet stable.

The IDLEN bit determines if the device goes into Sleep mode or one of the Idle modes when the SLEEP instruction is executed.

The use of the flag and control bits in the OSCCON register is discussed in more detail in **Section 3.0 "Power-Managed Modes"**.


- Note 1: The Timer1 oscillator must be enabled to select the secondary clock source. The Timer1 oscillator is enabled by setting the T1OSCEN bit in the Timer1 Control register (T1CON<3>). If the Timer1 oscillator is not enabled, then any attempt to select a secondary clock source will be ignored.
 - 2: It is recommended that the Timer1 oscillator be operating and stable before executing the SLEEP instruction or a very long delay may occur while the Timer1 oscillator starts.

REGISTER 2-2: OSCCON: OSCILLATOR CONTROL REGISTER

R/W-0	U-0	U-0	U-0	R-q	U-0	R/W-0	R/W-0
IDLEN	—	—	—	OSTS ⁽¹⁾	_	SCS1	SCS0
bit 7							bit 0

Legend:	q = Value determined by configuration					
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 7	IDLEN: Idle Enable bit
	1 = Device enters Idle mode on SLEEP instruction
	0 = Device enters Sleep mode on SLEEP instruction
bit 6-4	Unimplemented: Read as '0'
bit 3	OSTS: Oscillator Status bit ⁽¹⁾
	1 = Device is running from oscillator source defined when SCS1:SCS0 = 00
	0 = Device is running from oscillator source defined when SCS1:SCS0 = 01, 10 or 11
bit 2	Unimplemented: Read as '0'
bit 1-0	SCS1:SCS0: System Clock Select bits
	11 = Internal oscillator
	10 = Primary oscillator
	01 = Timer1 oscillator
	When FOSC2 = 1;
	00 = Primary oscillator
	When FOSC2 = 0:
	00 = Internal oscillator



2.7.1.1 System Clock Selection and the FOSC2 Configuration Bit

The SCS bits are cleared on all forms of Reset. In the device's default configuration, this means the primary oscillator defined by FOSC1:FOSC0 (that is, one of the HC or EC modes) is used as the primary clock source on device Resets.

The default clock configuration on Reset can be changed with the FOSC2 Configuration bit. This bit affects the clock source selection setting when SCS1:SCS0 = 00. When FOSC2 = 1 (default), the oscillator source defined by FOSC1:FOSC0 is selected whenever SCS1:SCS0 = 00. When FOSC2 = 0, the INTRC oscillator is selected whenever SCS1:SCS2 = 00. Because the SCS bits are cleared on Reset, the FOSC2 setting also changes the default oscillator mode on Reset.

Regardless of the setting of FOSC2, INTRC will always be enabled on device power-up. It will serve as the clock source until the device has loaded its configuration values from memory. It is at this point that the FOSC Configuration bits are read and the oscillator selection of operational mode is made.

Note that either the primary clock or the internal oscillator will have two bit setting options, at any given time, depending on the setting of FOSC2.

2.7.2 OSCILLATOR TRANSITIONS

PIC18F97J60 family devices contain circuitry to prevent clock "glitches" when switching between clock sources. A short pause in the device clock occurs during the clock switch. The length of this pause is the sum of two cycles of the old clock source and three to four cycles of the new clock source. This formula assumes that the new clock source is stable.

Clock transitions are discussed in greater detail in **Section 3.1.2 "Entering Power-Managed Modes"**.

2.8 Effects of Power-Managed Modes on the Various Clock Sources

When PRI_IDLE mode is selected, the designated primary oscillator continues to run without interruption. For all other power-managed modes, the oscillator using the OSC1 pin is disabled. The OSC1 pin (and OSC2 pin if used by the oscillator) will stop oscillating.

In secondary clock modes (SEC_RUN and SEC_IDLE), the Timer1 oscillator is operating and providing the device clock. The Timer1 oscillator may also run in all power-managed modes if required to clock Timer1 or Timer3.

In RC_RUN and RC_IDLE modes, the internal oscillator provides the device clock source. The 31 kHz INTRC output can be used directly to provide the clock and may be enabled to support various special features, regardless of the power-managed mode (see **Section 24.2 "Watchdog Timer (WDT)"** through **Section 24.5 "Fail-Safe Clock Monitor**" for more information on WDT, Fail-Safe Clock Monitor and Two-Speed Start-up).

If the Sleep mode is selected, all clock sources are stopped. Since all the transistor switching currents have been stopped, Sleep mode achieves the lowest current consumption of the device (only leakage currents).

Enabling any on-chip feature that will operate during Sleep will increase the current consumed during Sleep. The INTRC is required to support WDT operation. The Timer1 oscillator may be operating to support a Real-Time Clock. Other features may be operating that do not require a device clock source (i.e., MSSP slave, PSP, INTx pins and others). Peripherals that may add significant current consumption are listed in Section 27.2 "DC Characteristics: Power-Down and Supply Current".

2.9 Power-up Delays

Power-up delays are controlled by two timers, so that no external Reset circuitry is required for most applications. The delays ensure that the device is kept in Reset until the device power supply is stable under normal circumstances and the primary clock is operating and stable. For additional information on power-up delays, see **Section 4.6 "Power-up Timer (PWRT)**".

The first timer is the Power-up Timer (PWRT), which provides a fixed delay on power-up (parameter 33, Table 27-12); it is always enabled.

The second timer is the Oscillator Start-up Timer (OST), intended to keep the chip in Reset until the crystal oscillator is stable (HS modes). The OST does this by counting 1024 oscillator cycles before allowing the oscillator to clock the device.

There is a delay of interval TCSD (parameter 38, Table 27-12), following POR, while the controller becomes ready to execute instructions.

Oscillator Mode	OSC1 Pin	OSC2 Pin
EC, ECPLL	Floating, pulled by external clock	At logic low (clock/4 output)
HS, HSPLL	Feedback inverter disabled at quiescent voltage level	Feedback inverter disabled at quiescent voltage level

TABLE 2-3: OSC1 AND OSC2 PIN STATES IN SLEEP MODE

Note: See Table 4-2 in Section 4.0 "Reset" for time-outs due to Sleep and MCLR Reset.

3.0 POWER-MANAGED MODES

The PIC18F97J60 family devices provide the ability to manage power consumption by simply managing clocking to the CPU and the peripherals. In general, a lower clock frequency and a reduction in the number of circuits being clocked constitutes lower consumed power. For the sake of managing power in an application, there are three primary modes of operation:

- Run mode
- Idle mode
- · Sleep mode

These modes define which portions of the device are clocked and at what speed. The Run and Idle modes may use any of the three available clock sources (primary, secondary or internal oscillator block); the Sleep mode does not use a clock source.

The power-managed modes include several power-saving features offered on previous PIC[®] MCU devices. One is the clock switching feature, offered in other PIC18 devices, allowing the controller to use the Timer1 oscillator in place of the primary oscillator. Also included is the Sleep mode, offered by all PIC MCU devices, where all device clocks are stopped.

3.1 Selecting Power-Managed Modes

Selecting a power-managed mode requires two decisions: if the CPU is to be clocked or not and which clock source is to be used. The IDLEN bit (OSCCON<7>) controls CPU clocking, while the SCS1:SCS0 bits (OSCCON<1:0>) select the clock source. The individual modes, bit settings, clock sources and affected modules are summarized in Table 3-1.

3.1.1 CLOCK SOURCES

The SCS1:SCS0 bits allow the selection of one of three clock sources for power-managed modes. They are:

- The primary clock, as defined by the FOSC2:FOSC0 Configuration bits
- The secondary clock (Timer1 oscillator)
- The internal oscillator

3.1.2 ENTERING POWER-MANAGED MODES

Switching from one power-managed mode to another begins by loading the OSCCON register. The SCS1:SCS0 bits select the clock source and determine which Run or Idle mode is to be used. Changing these bits causes an immediate switch to the new clock source, assuming that it is running. The switch may also be subject to clock transition delays. These are discussed in **Section 3.1.3 "Clock Transitions and Status Indicators"** and subsequent sections.

Entry to the power-managed Idle or Sleep modes is triggered by the execution of a SLEEP instruction. The actual mode that results depends on the status of the IDLEN bit.

Depending on the current mode and the mode being switched to, a change to a power-managed mode does not always require setting all of these bits. Many transitions may be done by changing the oscillator select bits, or changing the IDLEN bit, prior to issuing a SLEEP instruction. If the IDLEN bit is already configured correctly, it may only be necessary to perform a SLEEP instruction to switch to the desired mode.

Mada	osco	OSCCON<7,1:0>		e Clocking	Augilable Clask and Ossillator Source
Mode	IDLEN ⁽¹⁾	SCS1:SCS0	CPU	Peripherals	Available Clock and Oscillator Source
Sleep	0	N/A	Off	Off	None – All clocks are disabled
PRI_RUN	N/A	10	Clocked	Clocked	Primary – HS, EC, HSPLL, ECPLL; this is the normal, full-power execution mode
SEC_RUN	N/A	01	Clocked	Clocked	Secondary – Timer1 Oscillator
RC_RUN	N/A	11	Clocked	Clocked	Internal Oscillator
PRI_IDLE	1	10	Off	Clocked	Primary – HS, EC, HSPLL, ECPLL
SEC_IDLE	1	01	Off	Clocked	Secondary – Timer1 Oscillator
RC_IDLE	1	11	Off	Clocked	Internal Oscillator

TABLE 3-1: POWER-MANAGED MODES

Note 1: IDLEN reflects its value when the **SLEEP** instruction is executed.

3.1.3 CLOCK TRANSITIONS AND STATUS INDICATORS

The length of the transition between clock sources is the sum of two cycles of the old clock source and three to four cycles of the new clock source. This formula assumes that the new clock source is stable.

Two bits indicate the current clock source and its status: OSTS (OSCCON<3>) and T1RUN (T1CON<6>). In general, only one of these bits will be set while in a given power-managed mode. When the OSTS bit is set, the primary clock is providing the device clock. When the T1RUN bit is set, the Timer1 oscillator is providing the clock. If neither of these bits is set, INTRC is clocking the device.

Note: Executing a SLEEP instruction does not necessarily place the device into Sleep mode. It acts as the trigger to place the controller into either the Sleep mode, or one of the Idle modes, depending on the setting of the IDLEN bit.

3.1.4 MULTIPLE SLEEP COMMANDS

The power-managed mode that is invoked with the SLEEP instruction is determined by the setting of the IDLEN bit at the time the instruction is executed. If another SLEEP instruction is executed, the device will enter the power-managed mode specified by IDLEN at that time. If IDLEN has changed, the device will enter the new power-managed mode specified by the new setting.

3.2 Run Modes

In the Run modes, clocks to both the core and peripherals are active. The difference between these modes is the clock source.

3.2.1 PRI_RUN MODE

The PRI_RUN mode is the normal, full-power execution mode of the microcontroller. This is also the default mode upon a device Reset unless Two-Speed Start-up is enabled (see **Section 24.4 "Two-Speed Start-up"** for details). In this mode, the OSTS bit is set. (see **Section 2.7.1 "Oscillator Control Register"**).


3.2.2 SEC_RUN MODE


The SEC_RUN mode is the compatible mode to the "clock switching" feature offered in other PIC18 devices. In this mode, the CPU and peripherals are clocked from the Timer1 oscillator. This gives users the option of lower power consumption while still using a high accuracy clock source.

SEC_RUN mode is entered by setting the SCS1:SCS0 bits to '01'. The device clock source is switched to the Timer1 oscillator (see Figure 3-1), the primary oscillator is shut down, the T1RUN bit (T1CON<6>) is set and the OSTS bit is cleared.

Note: The Timer1 oscillator should already be running prior to entering SEC_RUN mode. If the T1OSCEN bit is not set when the SCS1:SCS0 bits are set to '01', entry to SEC_RUN mode will not occur. If the Timer1 oscillator is enabled, but not yet running, device clocks will be delayed until the oscillator has started. In such situations, initial oscillator operation is far from stable and unpredictable operation may result.

On transitions from SEC_RUN mode to PRI_RUN, the peripherals and CPU continue to be clocked from the Timer1 oscillator while the primary clock is started. When the primary clock becomes ready, a clock switch back to the primary clock occurs (see Figure 3-2). When the clock switch is complete, the T1RUN bit is cleared, the OSTS bit is set and the primary clock is providing the clock. The IDLEN and SCS bits are not affected by the wake-up; the Timer1 oscillator continues to run.





3.2.3 RC_RUN MODE

In RC_RUN mode, the CPU and peripherals are clocked from the internal oscillator; the primary clock is shut down. This mode provides the best power conservation of all the Run modes while still executing code. It works well for user applications which are not highly timing sensitive or do not require high-speed clocks at all times.

This mode is entered by setting SCS<1:0> to '11'. When the clock source is switched to the INTRC (see Figure 3-3), the primary oscillator is shut down and the OSTS bit is cleared.

On transitions from RC_RUN mode to PRI_RUN mode, the device continues to be clocked from the INTRC while the primary clock is started. When the primary clock becomes ready, a clock switch to the primary clock occurs (see Figure 3-4). When the clock switch is complete, the OSTS bit is set and the primary clock is providing the device clock. The IDLEN and SCS bits are not affected by the switch. The INTRC source will continue to run if either the WDT or Fail-Safe Clock Monitor is enabled.







FIGURE 3-4: TRANSITION TIMING FROM RC_RUN MODE TO PRI_RUN MODE



3.3 Sleep Mode

The power-managed Sleep mode is identical to the legacy Sleep mode offered in all other PIC MCU devices. It is entered by clearing the IDLEN bit (the default state on device Reset) and executing the SLEEP instruction. This shuts down the selected oscillator (Figure 3-5). All clock source status bits are cleared.

Entering the Sleep mode from any other mode does not require a clock switch. This is because no clocks are needed once the controller has entered Sleep. If the WDT is selected, the INTRC source will continue to operate. If the Timer1 oscillator is enabled, it will also continue to run.

When a wake event occurs in Sleep mode (by interrupt, Reset or WDT time-out), the device will not be clocked until the clock source selected by the SCS1:SCS0 bits becomes ready (see Figure 3-6), or it will be clocked from the internal oscillator if either the Two-Speed Start-up or the Fail-Safe Clock Monitor is enabled (see **Section 24.0 "Special Features of the CPU"**). In either case, the OSTS bit is set when the primary clock is providing the device clocks. The IDLEN and SCS bits are not affected by the wake-up.

3.4 Idle Modes

The Idle modes allow the controller's CPU to be selectively shut down while the peripherals continue to operate. Selecting a particular Idle mode allows users to further manage power consumption.


If the IDLEN bit is set to '1' when a SLEEP instruction is executed, the peripherals will be clocked from the clock source selected using the SCS1:SCS0 bits; however, the CPU will not be clocked. The clock source status bits are not affected. Setting IDLEN and executing a SLEEP instruction provides a quick method of switching from a given Run mode to its corresponding Idle mode.

If the WDT is selected, the INTRC source will continue to operate. If the Timer1 oscillator is enabled, it will also continue to run.


Since the CPU is not executing instructions, the only exits from any of the Idle modes are by interrupt, WDT time-out or a Reset. When a wake event occurs, CPU execution is delayed by an interval of TCSD (parameter 38, Table 27-12) while it becomes ready to execute code. When the CPU begins executing code, it resumes with the same clock source for the current Idle mode. For example, when waking from RC_IDLE mode, the internal oscillator block will clock the CPU and peripherals (in other words, RC_RUN mode). The IDLEN and SCS bits are not affected by the wake-up.

While in any Idle mode or the Sleep mode, a WDT time-out will result in a WDT wake-up to the Run mode currently specified by the SCS1:SCS0 bits.

FIGURE 3-5: TRANSITION TIMING FOR ENTRY TO SLEEP MODE







3.4.1 PRI_IDLE MODE

This mode is unique among the three low-power Idle modes in that it does not disable the primary device clock. For timing sensitive applications, this allows for the fastest resumption of device operation with its more accurate primary clock source, since the clock source does not have to "warm up" or transition from another oscillator.

PRI_IDLE mode is entered from PRI_RUN mode by setting the IDLEN bit and executing a SLEEP instruction. If the device is in another Run mode, set IDLEN first, then set the SCS<1:0> bits to '10' and execute SLEEP. Although the CPU is disabled, the peripherals continue to be clocked from the primary clock source specified by the FOSC1:FOSC0 Configuration bits. The OSTS bit remains set (see Figure 3-7).

When a wake event occurs, the CPU is clocked from the primary clock source. A delay of interval TCSD is required between the wake event and when code execution starts. This is required to allow the CPU to become ready to execute instructions. After the wake-up, the OSTS bit remains set. The IDLEN and SCS bits are not affected by the wake-up (see Figure 3-8).

3.4.2 SEC_IDLE MODE

In SEC_IDLE mode, the CPU is disabled but the peripherals continue to be clocked from the Timer1 oscillator. This mode is entered from SEC_RUN by setting the IDLEN bit and executing a SLEEP instruction. If the device is in another Run mode, set IDLEN first, then set SCS<1:0> to '01' and execute SLEEP. When the clock source is switched to the Timer1 oscillator, the primary oscillator is shut down, the OSTS bit is cleared and the T1RUN bit is set.

When a wake event occurs, the peripherals continue to be clocked from the Timer1 oscillator. After an interval of TCSD following the wake event, the CPU begins executing code being clocked by the Timer1 oscillator. The IDLEN and SCS bits are not affected by the wake-up; the Timer1 oscillator continues to run (see Figure 3-8).

Note: The Timer1 oscillator should already be running prior to entering SEC_IDLE mode. If the T1OSCEN bit is not set when the SLEEP instruction is executed, the SLEEP instruction will be ignored and entry to SEC_IDLE mode will not occur. If the Timer1 oscillator is enabled, but not yet running, peripheral clocks will be delayed until the oscillator has started. In such situations, initial oscillator operation is far from stable and unpredictable operation may result.

FIGURE 3-7: TRANSITION TIMING FOR ENTRY TO IDLE MODE





FIGURE 3-8: TRANSITION TIMING FOR WAKE FROM IDLE TO RUN MODE



3.4.3 RC_IDLE MODE

In RC_IDLE mode, the CPU is disabled but the peripherals continue to be clocked from the internal oscillator. This mode allows for controllable power conservation during Idle periods.

From RC_RUN mode, RC_IDLE mode is entered by setting the IDLEN bit and executing a SLEEP instruction. If the device is in another Run mode, first set IDLEN, then clear the SCS bits and execute SLEEP. When the clock source is switched to the INTRC, the primary oscillator is shut down and the OSTS bit is cleared.

When a wake event occurs, the peripherals continue to be clocked from the INTRC. After a delay of TCSD following the wake event, the CPU begins executing code being clocked by the INTRC. The IDLEN and SCS bits are not affected by the wake-up. The INTRC source will continue to run if either the WDT or the Fail-Safe Clock Monitor is enabled.

3.5 Exiting Idle and Sleep Modes

An exit from Sleep mode, or any of the Idle modes, is triggered by an interrupt, a Reset or a WDT time-out. This section discusses the triggers that cause exits from power-managed modes. The clocking subsystem actions are discussed in each of the power-managed modes sections (see Section 3.2 "Run Modes", Section 3.3 "Sleep Mode" and Section 3.4 "Idle Modes").

3.5.1 EXIT BY INTERRUPT

Any of the available interrupt sources can cause the device to exit from an Idle mode, or the Sleep mode, to a Run mode. To enable this functionality, an interrupt source must be enabled by setting its enable bit in one of the INTCON or PIE registers. The exit sequence is initiated when the corresponding interrupt flag bit is set.

On all exits from Idle or Sleep modes by interrupt, code execution branches to the interrupt vector if the GIE/GIEH bit (INTCON<7>) is set. Otherwise, code execution continues or resumes without branching (see Section 9.0 "Interrupts").

A fixed delay of interval TCSD following the wake event is required when leaving the Sleep and Idle modes. This delay is required for the CPU to prepare for execution. Instruction execution resumes on the first clock cycle following this delay.

3.5.2 EXIT BY WDT TIME-OUT

A WDT time-out will cause different actions depending on which power-managed mode the device is in when the time-out occurs.

If the device is not executing code (all Idle modes and Sleep mode), the time-out will result in an exit from the power-managed mode (see Section 3.2 "Run Modes" and Section 3.3 "Sleep Mode"). If the device is executing code (all Run modes), the time-out will result in a WDT Reset (see Section 24.2 "Watchdog Timer (WDT)").

The WDT timer and postscaler are cleared by one of the following events:

- Executing a SLEEP or CLRWDT instruction
- The loss of a currently selected clock source (if the Fail-Safe Clock Monitor is enabled)

3.5.3 EXIT BY RESET

Exiting an Idle or Sleep mode by Reset automatically forces the device to run from the INTRC.

3.5.4 EXIT WITHOUT AN OSCILLATOR START-UP TIMER DELAY

Certain exits from power-managed modes do not invoke the OST at all. There are two cases:

- PRI_IDLE mode, where the primary clock source is not stopped
- The primary clock source is either the EC or ECPLL mode

In these instances, the primary clock source either does not require an oscillator start-up delay since it is already running (PRI_IDLE), or normally does not require an oscillator start-up delay (EC). However, a fixed delay of interval TCSD following the wake event is still required when leaving the Sleep and Idle modes to allow the CPU to prepare for execution. Instruction execution resumes on the first clock cycle following this delay.

NOTES:

4.0 RESET

The PIC18F97J60 family of devices differentiates between various kinds of Reset:

- a) MCLR Reset during normal operation
- b) MCLR Reset during power-managed modes
- c) Power-on Reset (POR)
- d) Brown-out Reset (BOR)
- e) Configuration Mismatch (CM)
- f) RESET Instruction
- g) Stack Full Reset
- h) Stack Underflow Reset
- i) Watchdog Timer (WDT) Reset during execution

This section discusses Resets generated by hard events (MCLR), power events (POR and BOR) and Configuration Mismatches (CM). It also covers the operation of the various start-up timers. Stack Reset events are covered in Section 5.1.6.4 "Stack Full and Underflow Resets". WDT Resets are covered in Section 24.2 "Watchdog Timer (WDT)".


A simplified block diagram of the on-chip Reset circuit is shown in Figure 4-1.

4.1 RCON Register

Device Reset events are tracked through the RCON register (Register 4-1). The lower six bits of the register indicate that a specific Reset event has occurred. In most cases, these bits can only be set by the event and must be cleared by the application after the event. The state of these flag bits, taken together, can be read to indicate the type of Reset that just occurred. This is described in more detail in **Section 4.7 "Reset State of Registers"**.

The RCON register also has a control bit for setting interrupt priority (IPEN). Interrupt priority is discussed in **Section 9.0 "Interrupts"**.

FIGURE 4-1: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT



R/W-0	U-0	R/W-1	R/W-1	R-1	R-1	R/W-0	R/W-0
IPEN		CM	RI	TO	PD	POR	BOR
bit 7							bit 0
Legend: R = Readab	ala hit	\// = \//sitabla	hit	II – Unimplo	monted hit rea	vd op (0)	
-n = Value a		W = Writable '1' = Bit is se		0 = Onimple 0' = Bit is cle	mented bit, rea	x = Bit is unkr	
			L				IOWIT
bit 7	IPEN: Interrup	ot Priority Ena	ble bit				
	1 = Enable pr	iority levels or	n interrupts	IC16CXXX Co	mpatibility moc	le)	
bit 6	Unimplemen	ted: Read as	'0'				
bit 5	CM: Configura	ation Mismatc	h Flag bit				
	1 = A Configu					"	a
		aration Misma		occurred (mus	st be set in soft	ware after a Cor	nfiguration
bit 4	RI: RESET INS	truction Flag	bit				
				uted (set by firm			
		ET instruction It Reset occur		d causing a de	evice Reset (m	lust be set in so	oftware after a
bit 3	TO: Watchdog	g Timer Time-	out Flag bit				
	1 = Set by pc 0 = A WDT ti			or SLEEP inst	ruction		
bit 2	PD: Power-Do	own Detection	Flag bit				
	1 = Set by po 0 = Set by ex						
bit 1	POR: Power-	on Reset Stati	us bit				
				(set by firmwar			
				e set in softwar	e after a Powe	r-on Reset occu	rs)
bit 0	BOR: Brown-			/ · · · · ·			
				(set by firmwa		n-out Reset occ	urs)
	It is recommended Power-on Resets			er a Power-on	Reset has bee	n detected so th	at subsequen
	If the on-chip volta BOR" for more in		is disabled, B	OR remains '0	' at all times. S	See Section 4.4	.1 "Detecting
	Brown-out Reset i '1' by software imp				nd POR is '1' (a	assuming that \overline{P}	OR was set to

REGISTER 4-1: RCON: RESET CONTROL REGISTER

4.2 Master Clear (MCLR)

The MCLR pin provides a method for triggering a hard external Reset of the device. A Reset is generated by holding the pin low. PIC18 extended microcontroller devices have a noise filter in the MCLR Reset path which detects and ignores small pulses.

The $\overline{\text{MCLR}}$ pin is not driven low by any internal Resets, including the WDT.

4.3 Power-on Reset (POR)

A Power-on Reset condition is generated on-chip whenever VDD rises above a certain threshold. This allows the device to start in the initialized state when VDD is adequate for operation.

To take advantage of the POR circuitry, tie the $\overline{\text{MCLR}}$ pin through a resistor (1 k Ω to 10 k Ω) to VDD. This will eliminate external RC components usually needed to create a Power-on Reset delay. A minimum rise rate for VDD is specified (parameter D004). For a slow rise time, see Figure 4-2.

When the device starts normal operation (i.e., exits the Reset condition), device operating parameters (voltage, frequency, temperature, etc.) must be met to ensure operation. If these conditions are not met, the device must be held in Reset until the operating conditions are met.

POR events are captured by the POR bit (RCON<1>). The state of the bit is set to '0' whenever a Power-on Reset occurs; it does not change for any other Reset event. POR is not reset to '1' by any hardware event. To capture multiple events, the user manually resets the bit to '1' in software following any Power-on Reset.


4.4 Brown-out Reset (BOR)

The PIC18F97J60 family of devices incorporates a simple BOR function when the internal regulator is enabled (ENVREG pin is tied to VDD). Any drop of VDD below VBOR (parameter D005), for greater than time TBOR (parameter 35), will reset the device. A Reset may or may not occur if VDD falls below VBOR for less than TBOR. The chip will remain in Brown-out Reset until VDD rises above VBOR.

Once a BOR has occurred, the Power-up Timer will keep the chip in Reset for TPWRT (parameter 33). If VDD drops below VBOR while the Power-up Timer is running, the chip will go back into a Brown-out Reset and the Power-up Timer will be initialized. Once VDD rises above VBOR, the Power-up Timer will execute the additional time delay.

FIGURE 4-2:

EXTERNAL POWER-ON RESET CIRCUIT (FOR SLOW VDD POWER-UP)



- Note 1: External Power-on Reset circuit is required only if the VDD power-up slope is too slow. The diode D helps discharge the capacitor quickly when VDD powers down.
 - 2: $R < 40 \text{ k}\Omega$ is recommended to make sure that the voltage drop across R does not violate the device's electrical specification.
 - **3:** $R1 \ge 1 \ k\Omega$ will limit any current flowing into \overline{MCLR} from external capacitor C in the event of \overline{MCLR}/VPP pin breakdown, due to Electrostatic Discharge (ESD), or Electrical Overstress (EOS).

4.4.1 DETECTING BOR

The BOR bit always resets to '0' on any Brown-out Reset or Power-on Reset event. This makes it difficult to determine if a Brown-out Reset event has occurred just by reading the state of BOR alone. A more reliable method is to simultaneously check the state of both POR and BOR. This assumes that the POR bit is reset to '1' in software immediately after any Power-on Reset event. If BOR is '0' while POR is '1', it can be reliably assumed that a Brown-out Reset event has occurred.

If the voltage regulator is disabled, Brown-out Reset functionality is disabled. In this case, the $\overline{\text{BOR}}$ bit cannot be used to determine a Brown-out Reset event. The $\overline{\text{BOR}}$ bit is still cleared by a Power-on Reset event.

4.5 Configuration Mismatch (CM)

The Configuration Mismatch (CM) Reset is designed to detect and attempt to recover from random, memory corrupting events. These include Electrostatic Discharge (ESD) events which can cause widespread single-bit changes throughout the device and result in catastrophic failure.

In PIC18FXXJ Flash devices, the device Configuration registers (located in the configuration memory space) are continuously monitored during operation by comparing their values to complimentary shadow registers. If a mismatch is detected between the two sets of registers, a CM Reset automatically occurs. These events are captured by the \overline{CM} bit (RCON<5>). The state of the bit is set to '0' whenever a CM event occurs; it does not change for any other Reset event.

A CM Reset behaves similarly to a Master Clear Reset, RESET instruction, WDT time-out or Stack Event Reset. As with all hard and power Reset events, the device Configuration Words are reloaded from the Flash Configuration Words in program memory as the device restarts.

4.6 **Power-up Timer (PWRT)**

PIC18F97J60 family of devices incorporates an on-chip Power-up Timer (PWRT) to help regulate the Power-on Reset process. The PWRT is always enabled. The main function is to ensure that the device voltage is stable before code is executed.

The Power-up Timer (PWRT) of the PIC18F97J60 family devices is an 11-bit counter which uses the INTRC source as the clock input. This yields an approximate time interval of 2048 x 32 μ s = 66 ms. While the PWRT is counting, the device is held in Reset. The power-up time delay depends on the INTRC clock and will vary from chip-to-chip due to temperature and process variation. See DC parameter 33 for details.

4.6.1 TIME-OUT SEQUENCE

The PWRT time-out is invoked after the POR pulse has cleared. The total time-out will vary based on the status of the PWRT. Figure 4-3, Figure 4-4, Figure 4-5 and Figure 4-6 all depict time-out sequences on power-up.

Since the time-outs occur from the POR pulse, if MCLR is kept low long enough, the PWRT will expire. Bringing MCLR high will begin execution immediately (Figure 4-5). This is useful for testing purposes or to synchronize more than one PIC18FXXJ6X device operating in parallel.





FIGURE 4-3: TIME-OUT SEQUENCE ON POWER-UP (MCLR TIED TO VDD, VDD RISE < TPWRT)

FIGURE 4-4: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 1







FIGURE 4-6: SLOW RISE TIME (MCLR TIED TO VDD, VDD RISE > TPWRT)



4.7 Reset State of Registers

Most registers are unaffected by a Reset. Their status is unknown on POR and unchanged by all other Resets. The other registers are forced to a "Reset state" depending on the type of Reset that occurred.

Most registers are not affected by a WDT wake-up since this is viewed as the resumption of normal operation. Status bits from the RCON register (CM, RI,

TO, PD, POR and BOR) are set or cleared differently in different Reset situations, as indicated in Table 4-1. These bits are used in software to determine the nature of the Reset.

Table 4-2 describes the Reset states for all of the Special Function Registers. These are categorized by Power-on and Brown-out Resets, Master Clear and WDT Resets and WDT wake-ups.

TABLE 4-1:	STATUS BITS, THEIR SIGNIFICANCE AND THE INITIALIZATION CONDITION FOR
	RCON REGISTER

O a ra diti a ra	Program			RCON I	Register	•		STKPTR Register	
Condition	Counter ⁽¹⁾	СМ	RI	то	PD	POR	BOR	STKFUL	STKUNF
Power-on Reset	0000h	1	1	1	1	0	0	0	0
RESET Instruction	0000h	u	0	u	u	u	u	u	u
Brown-out Reset	0000h	1	1	1	1	u	0	u	u
Configuration Mismatch Reset	0000h	0	u	u	u	u	u	u	u
MCLR during power-managed Run modes	0000h	u	u	1	u	u	u	u	u
MCLR during power-managed Idle modes and Sleep mode	0000h	u	u	1	0	u	u	u	u
MCLR during full-power execution	0000h	u	u	u	u	u	u	u	u
Stack Full Reset (STVREN = 1)	0000h	u	u	u	u	u	u	1	u
Stack Underflow Reset (STVREN = 1)	0000h	u	u	u	u	u	u	u	1
Stack Underflow Error (not an actual Reset, STVREN = 0)	0000h	u	u	u	u	u	u	u	1
WDT time-out during full power or power-managed Run modes	0000h	u	u	0	u	u	u	u	u
WDT time-out during power-managed Idle or Sleep modes	PC + 2	u	u	0	0	u	u	u	u
Interrupt exit from power-managed modes	PC + 2	u	u	u	0	u	u	u	u

Legend: u = unchanged

Note 1: When the wake-up is due to an interrupt, and the GIEH or GIEL bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

Register	er Applicable Devices		Applicable Devices Power-on F Brown-out		MCLR Reset, WDT Reset, RESET Instruction, Stack Resets, CM Reset	Wake-up via WDT or Interrupt	
TOSU	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0 0000	0 0000	0 uuuu (1)	
TOSH	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0000 0000	0000 0000	uuuu uuuu (1)	
TOSL	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0000 0000	0000 0000	uuuu uuuu (1)	
STKPTR	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	00-0 0000	uu-0 0000	uu-u uuuu (1)	
PCLATU	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0 0000	0 0000	u uuuu	
PCLATH	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0000 0000	0000 0000	uuuu uuuu	
PCL	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0000 0000	0000 0000	PC + 2 ⁽²⁾	
TBLPTRU	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	00 0000	00 0000	uu uuuu	
TBLPTRH	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0000 0000	0000 0000	uuuu uuuu	
TBLPTRL	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0000 0000	0000 0000	սսսս սսսս	
TABLAT	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0000 0000	0000 0000	uuuu uuuu	
PRODH	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	XXXX XXXX	uuuu uuuu	սսսս սսսս	
PRODL	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	XXXX XXXX	uuuu uuuu	uuuu uuuu	
INTCON	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0000 000x	0000 000u	uuuu uuuu (3)	
INTCON2	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	1111 1111	1111 1111	uuuu uuuu (3)	
INTCON3	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	1100 0000	1100 0000	uuuu uuuu (3)	
INDF0	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	N/A	N/A	N/A	
POSTINC0	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	N/A	N/A	N/A	
POSTDEC0	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	N/A	N/A	N/A	
PREINC0	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	N/A	N/A	N/A	
PLUSW0	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	N/A	N/A	N/A	
FSR0H	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	xxxx	uuuu	uuuu	
FSR0L	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	XXXX XXXX	սսսս սսսս	սսսս սսսս	
WREG	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	XXXX XXXX	սսսս սսսս	սսսս սսսս	
INDF1	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	N/A	N/A	N/A	
POSTINC1	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	N/A	N/A	N/A	
POSTDEC1	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	N/A	N/A	N/A	
PREINC1	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	N/A	N/A	N/A	
PLUSW1	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	N/A	N/A	N/A	
FSR1H	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	xxxx	uuuu	uuuu	
FSR1L	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	XXXX XXXX	սսսս սսսս	นนนน นนนน	
BSR	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0000	0000	uuuu	
INDF2	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	N/A	N/A	N/A	
POSTINC2	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	N/A	N/A	N/A	
POSTDEC2	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	N/A	N/A	N/A	
PREINC2	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	N/A	N/A	N/A	
PLUSW2	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	N/A	N/A	N/A	
FSR2H	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	xxxx	uuuu	uuuu	
	PIC18F6XJ6X	PIC18F8XJ6X	1		1	h	

TABLE 4-2: INITIALIZATION CONDITIONS FOR ALL REGISTERS

 $\label{eq:lagend: u = unchanged, x = unknown, - = unimplemented bit, read as `0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.$

Note 1: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

3: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

Register	r Applicable Devices		95	Power-on Reset, Brown-out Reset	MCLR Reset, WDT Reset, RESET Instruction, St <u>ack</u> Resets, CM Reset	Wake-up via WDT or Interrupt	
STATUS	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	x xxxx	u uuuu	u uuuu	
TMR0H	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0000 0000	0000 0000	սսսս սսսս	
TMR0L	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	XXXX XXXX	սսսս սսսս	սսսս սսսս	
TOCON	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	1111 1111	1111 1111	սսսս սսսս	
OSCCON	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0 q-00	0 q-00	u q-uu	
ECON1	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0000 00	0000 00	uuuu uu	
WDTCON	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0	0	u	
RCON ⁽⁴⁾	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0-q1 1100	0-uq qquu	u-uu qquu	
TMR1H	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	XXXX XXXX	uuuu uuuu	uuuu uuuu	
TMR1L	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	XXXX XXXX	uuuu uuuu	uuuu uuuu	
T1CON	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0000 0000	uOuu uuuu	սսսս սսսս	
TMR2	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0000 0000	0000 0000	սսսս սսսս	
PR2	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	1111 1111	1111 1111	1111 1111	
T2CON	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	-000 0000	-000 0000	-uuu uuuu	
SSP1BUF	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	XXXX XXXX	uuuu uuuu	սսսս սսսս	
SSP1ADD	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0000 0000	0000 0000	սսսս սսսս	
SSP1STAT	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0000 0000	0000 0000	սսսս սսսս	
SSP1CON1	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0000 0000	0000 0000	սսսս սսսս	
SSP1CON2	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0000 0000	0000 0000	սսսս սսսս	
ADRESH	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	XXXX XXXX	uuuu uuuu	սսսս սսսս	
ADRESL	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	XXXX XXXX	uuuu uuuu	սսսս սսսս	
ADCON0	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0-00 0000	0-00 0000	u-uu uuuu	
ADCON1	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	00 0000	00 0000	uu uuuu	
ADCON2	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0-00 0000	0-00 0000	u-uu uuuu	
CCPR1H	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	XXXX XXXX	uuuu uuuu	սսսս սսսս	
CCPR1L	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	XXXX XXXX	uuuu uuuu	սսսս սսսս	
CCP1CON	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0000 0000	0000 0000	սսսս սսսս	
CCPR2H	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	XXXX XXXX	uuuu uuuu	սսսս սսսս	
CCPR2L	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	XXXX XXXX	uuuu uuuu	սսսս սսսս	
CCP2CON	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0000 0000	0000 0000	սսսս սսսս	
CCPR3H	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	XXXX XXXX	uuuu uuuu	սսսս սսսս	
CCPR3L	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	XXXX XXXX	uuuu uuuu	սսսս սսսս	
CCP3CON	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0000 0000	0000 0000	սսսս սսսս	
ECCP1AS	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0000 0000	0000 0000	սսսս սսսս	
CVRCON	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0000 0000	0000 0000	սսսս սսսս	
CMCON	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0000 0111	0000 0111	սսսս սսսս	
TMR3H	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	XXXX XXXX	սսսս սսսս	սսսս սսսս	
TMR3L	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	XXXX XXXX	սսսս սսսս	սսսս սսսս	

TABLE 4-2: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

Note 1: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

3: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

Register	Applicable Devices			Power-on Reset, Brown-out Reset	MCLR Reset, WDT Reset, RESET Instruction, St <u>ack</u> Resets, CM Reset	Wake-up via WDT or Interrupt
T3CON	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0000 0000	սսսս սսսս	սսսս սսսս
PSPCON	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0000	0000	uuuu
SPBRG1	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0000 0000	0000 0000	սսսս սսսս
RCREG1	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0000 0000	0000 0000	սսսս սսսս
TXREG1	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	XXXX XXXX	սսսս սսսս	սսսս սսսս
TXSTA1	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0000 0010	0000 0010	սսսս սսսս
RCSTA1	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	x000 0000x	0000 000x	սսսս սսսս
EECON2	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X			
EECON1	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0 x00-	0 x00-	u uuu-
IPR3	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	1111 1111	1111 1111	սսսս սսսս
PIR3	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0000 0000	0000 0000	uuuu uuuu ⁽³⁾
PIE3	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0000 0000	0000 0000	սսսս սսսս
IPR2	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	1111 1-11	1111 1-11	uuuu u-uu
PIR2	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0000 0-00	0000 0-00	uuuu u-uu ⁽³⁾
PIE2	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0000 0-00	0000 0-00	uuuu u-uu
IPR1	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	1111 1111	1111 1111	uuuu uuuu
PIR1	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0000 0000	0000 0000	uuuu uuuu ⁽³⁾
PIE1	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0000 0000	0000 0000	սսսս սսսս
MEMCON	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0-0000	0-0000	u-uuuu
OSCTUNE	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0000	0000	uuuu
TRISJ	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	11	11	uu
	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	1111 1111	1111 1111	սսսս սսսս
TRISH	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	1111 1111	1111 1111	սսսս սսսս
TRISG	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	1	1	u
	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	1 1111	1 1111	u uuuu
	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	1111 1111	1111 1111	սսսս սսսս
TRISF	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	1111 111-	1111 111-	uuuu uuu-
	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	1111 1111	1111 1111	սսսս սսսս
TRISE	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	11 1111	11 1111	uu uuuu
	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	1111 1111	1111 1111	սսսս սսսս
TRISD	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	111	111	uuu
	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	1111 1111	1111 1111	սսսս սսսս
TRISC	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	1111 1111	1111 1111	սսսս սսսս
TRISB	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	1111 1111	1111 1111	սսսս սսսս
TRISA	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	11 1111	11 1111	uu uuuu
LATJ	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	xx	uu	uu
	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	XXXX XXXX	uuuu uuuu	սսսս սսսս
LATH	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	XXXX XXXX	uuuu uuuu	սսսս սսսս

TABLE 4-2: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition.

Shaded cells indicate conditions do not apply for the designated device.

Note 1: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

3: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

Register	A	pplicable Device	95	Power-on Reset, Brown-out Reset	MCLR Reset, WDT Reset, RESET Instruction, St <u>ack</u> Resets, CM Reset	Wake-up via WDT or Interrupt
LATG	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	x	u	u
	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	x xxxx	u uuuu	u uuuu
	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	XXXX XXXX	սսսս սսսս	սսսս սսսս
LATF	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	XXXX XXX-	uuuu uuu-	uuuu uuu-
	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	XXXX XXXX	սսսս սսսս	սսսս սսսս
LATE	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	xx xxxx	uu uuuu	uu uuuu
	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	XXXX XXXX	սսսս սսսս	սսսս սսսս
LATD	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	xxx	uuu	uuu
	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	XXXX XXXX	uuuu uuuu	uuuu uuuu
LATC	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	XXXX XXXX	սսսս սսսս	սսսս սսսս
LATB	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	XXXX XXXX	uuuu uuuu	uuuu uuuu
LATA	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	00xx xxxx	00uu uuuu	uuuu uuuu
PORTJ	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	xx	uu	uu
	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	XXXX XXXX	uuuu uuuu	սսսս սսսս
PORTH	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	XXXX XXXX	uuuu uuuu	սսսս սսսս
PORTG	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	x	u	u
	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	x xxxx	u uuuu	u uuuu
	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	111x xxxx	111u uuuu	սսսս սսսս
PORTF	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	x000 000-	x000 000-	uuuu uuu-
	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	x000 000-	x000 000-	uuuu uuu-
PORTE	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	xx xxxx	uu uuuu	uu uuuu
	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	XXXX XXXX	uuuu uuuu	սսսս սսսս
PORTD	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	xxx	uuu	uuu
	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	XXXX XXXX	uuuu uuuu	սսսս սսսս
PORTC	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	XXXX XXXX	uuuu uuuu	սսսս սսսս
PORTB	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	XXXX XXXX	uuuu uuuu	սսսս սսսս
PORTA	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0-0x 0000	0-0u 0000	u-uu uuuu
SPBRGH1	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0000 0000	0000 0000	uuuu uuuu
BAUDCON1	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0100 0-00	0100 0-00	uuuu u-uu
SPBRGH2	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0000 0000	0000 0000	սսսս սսսս
BAUDCON2	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0100 0-00	0100 0-00	uuuu u-uu
ERDPTH	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0 1010	0 1010	u uuuu
ERDPTL	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	1111 0101	1111 0101	uuuu uuuu
ECCP1DEL	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0000 0000	0000 0000	uuuu uuuu
TMR4	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0000 0000	0000 0000	uuuu uuuu
PR4	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	1111 1111	1111 1111	1111 1111
T4CON	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	-000 0000	-000 0000	-uuu uuuu
CCPR4H	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	XXXX XXXX	uuuu uuuu	սսսս սսսս
CCPR4L	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	XXXX XXXX	սսսս սսսս	սսսս սսսս

TABLE 4-2: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

 $\label{eq:lagend: Legend: u = unchanged, x = unknown, - = unimplemented bit, read as `0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.$

Note 1: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

3: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

Register	A	Applicable Devices		Power-on Reset, Brown-out Reset	MCLR Reset, WDT Reset, RESET Instruction, St <u>ack</u> Resets, CM Reset	Wake-up via WDT or Interrupt
CCP4CON	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	00 0000	00 0000	uu uuuu
CCPR5H	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	****	uuuu uuuu	uuuu uuuu
CCPR5L	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	XXXX XXXX	սսսս սսսս	սսսս սսսս
CCP5CON	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	00 0000	00 0000	uu uuuu
SPBRG2	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0000 0000	0000 0000	սսսս սսսս
RCREG2	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0000 0000	0000 0000	սսսս սսսս
TXREG2	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0000 0000	0000 0000	սսսս սսսս
TXSTA2	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0000 0010	0000 0010	սսսս սսսս
RCSTA2	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0000 000x	0000 000x	սսսս սսսս
ECCP3AS	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0000 0000	0000 0000	սսսս սսսս
ECCP3DEL	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0000 0000	0000 0000	սսսս սսսս
ECCP2AS	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0000 0000	0000 0000	սսսս սսսս
ECCP2DEL	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0000 0000	0000 0000	սսսս սսսս
SSP2BUF	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	XXXX XXXX	uuuu uuuu	սսսս սսսս
SSP2ADD	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0000 0000	0000 0000	uuuu uuuu
SSP2STAT	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0000 0000	0000 0000	սսսս սսսս
SSP2CON1	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0000 0000	0000 0000	սսսս սսսս
SSP2CON2	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0000 0000	0000 0000	սսսս սսսս
EDATA	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	XXXX XXXX	uuuu uuuu	սսսս սսսս
EIR	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	-000 0-00	-000 0-00	-uuu u-uu
ECON2	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	100	100	uuu
ESTAT	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	-0-0 -000	-0-0 -000	-u-u -uuu
EIE	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	-000 0-00	-000 0-00	-uuu u-uu
EDMACSH	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0000 0000	0000 0000	սսսս սսսս
EDMACSL	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0000 0000	0000 0000	սսսս սսսս
EDMADSTH	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0 0000	0 0000	u uuuu
EDMADSTL	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0000 0000	0000 0000	սսսս սսսս
EDMANDH	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0 0000	0 0000	u uuuu
EDMANDL	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0000 0000	0000 0000	սսսս սսսս
EDMASTH	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0 0000	0 0000	u uuuu
EDMASTL	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0000 0000	0000 0000	uuuu uuuu
ERXWRPTH	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0 0000	0 0000	u uuuu
ERXWRPTL	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0000 0000	0000 0000	սսսս սսսս
ERXRDPTH	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0 0101	0 0101	u uuuu
ERXRDPTL	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	1111 1010	1111 1010	սսսս սսսս
ERXNDH	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	1 1111	1 1111	u uuuu
ERXNDL	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	1111 1111	1111 1111	սսսս սսսս
ERXSTH	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0 0101	0 0101	u uuuu
ERXSTL	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	1111 1010	1111 1010	սսսս սսսս

TABLE 4-2: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

Note 1: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

3: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

Register	INITIALIZATION CONDITIONS FOR Applicable Devices			Power-on Reset, Brown-out Reset	MCLR Reset, WDT Reset, RESET Instruction, St <u>ack</u> Resets, CM Reset	Wake-up via WDT or Interrupt
ETXNDH	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0 0000	0 0000	u uuuu
ETXNDL	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0000 0000	0000 0000	սսսս սսսս
ETXSTH	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0 0000	0 0000	u uuuu
ETXSTL	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0000 0000	0000 0000	սսսս սսսս
EWRPTH	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0 0000	0 0000	u uuuu
EWRPTL	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0000 0000	0000 0000	uuuu uuuu
EPKTCNT	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0000 0000	0000 0000	uuuu uuuu
ERXFCON	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	1010 0001	1010 0001	uuuu uuuu
EPMOH	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0 0000	0 0000	u uuuu
EPMOL	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0000 0000	0000 0000	uuuu uuuu
EPMCSH	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0000 0000	0000 0000	սսսս սսսս
EPMCSL	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0000 0000	0000 0000	սսսս սսսս
EPMM7	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0000 0000	0000 0000	սսսս սսսս
EPMM6	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0000 0000	0000 0000	սսսս սսսս
EPMM5	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0000 0000	0000 0000	սսսս սսսս
EPMM4	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0000 0000	0000 0000	սսսս սսսս
EPMM3	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0000 0000	0000 0000	սսսս սսսս
EPMM2	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0000 0000	0000 0000	սսսս սսսս
EPMM1	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0000 0000	0000 0000	սսսս սսսս
EPMM0	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0000 0000	0000 0000	սսսս սսսս
EHT7	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0000 0000	0000 0000	uuuu uuuu
EHT6	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0000 0000	0000 0000	սսսս սսսս
EHT5	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0000 0000	0000 0000	սսսս սսսս
EHT4	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0000 0000	0000 0000	սսսս սսսս
EHT3	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0000 0000	0000 0000	սսսս սսսս
EHT2	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0000 0000	0000 0000	սսսս սսսս
EHT1	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0000 0000	0000 0000	սսսս սսսս
EHT0	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0000 0000	0000 0000	սսսս սսսս
MIRDH	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0000 0000	0000 0000	սսսս սսսս
MIRDL	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0000 0000	0000 0000	սսսս սսսս
MIWRH	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0000 0000	0000 0000	սսսս սսսս
MIWRL	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0000 0000	0000 0000	սսսս սսսս
MIREGADR	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0 0000	0 0000	u uuuu
MICMD	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	00	00	uu
MAMXFLH	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0000 0110	0000 0110	սսսս սսսս
MAMXFLL	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0000 0000	0000 0000	սսսս սսսս

TABLE 4-2: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition.

Shaded cells indicate conditions do not apply for the designated device.

Note 1: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

3: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

Register	Applicable Devices			Power-on Reset, Brown-out Reset	MCLR Reset, WDT Reset, RESET Instruction, St <u>ack</u> Resets, CM Reset	Wake-up via WDT or Interrupt
MAIPGH	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	-000 0000	-000 0000	-uuu uuuu
MAIPGL	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	-000 0000	-000 0000	-uuu uuuu
MABBIPG	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	-000 0000	-000 0000	-uuu uuuu
MACON4	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	-00000	-00000	-uuuuu
MACON3	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0000 0000	0000 0000	uuuu uuuu
MACON1	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0 0000	0 0000	u uuuu
EPAUSH	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0001 0000	0001 0000	000u uuuu
EPAUSL	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0000 0000	0000 0000	uuuu uuuu
EFLOCON	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	000	000	uuu
MISTAT	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0000	0000	uuuu
MAADR2	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0000 0000	0000 0000	uuuu uuuu
MAADR1	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0000 0000	0000 0000	uuuu uuuu
MAADR4	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0000 0000	0000 0000	uuuu uuuu
MAADR3	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0000 0000	0000 0000	uuuu uuuu
MAADR6	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0000 0000	0000 0000	uuuu uuuu
MAADR5	PIC18F6XJ6X	PIC18F8XJ6X	PIC18F9XJ6X	0000 0000	0000 0000	uuuu uuuu

TABLE 4-2: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

Note 1: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

3: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

NOTES:

5.0 MEMORY ORGANIZATION

There are two types of memory in PIC18 Flash microcontroller devices:

- Program Memory
- Data RAM

As Harvard architecture devices, the data and program memories use separate busses. This allows for concurrent access of the two memory spaces.

Additional detailed information on the operation of the Flash program memory is provided in **Section 6.0 "Flash Program Memory"**.

5.1 Program Memory Organization

PIC18 microcontrollers implement a 21-bit program counter which is capable of addressing a 2-Mbyte program memory space. Accessing a location between the upper boundary of the physically implemented memory and the 2-Mbyte address will return all '0's (a NOP instruction).

The entire PIC18F97J60 family offers three sizes of on-chip Flash program memory, from 64 Kbytes (up to 32,764 single-word instructions) to 128 Kbytes (65,532 single-word instructions). The program memory maps for individual family members are shown in Figure 5-1.





FIGURE 5-1: MEMORY MAPS FOR PIC18F97J60 FAMILY DEVICES

5.1.1 HARD MEMORY VECTORS

All PIC18 devices have a total of three hard-coded return vectors in their program memory space. The Reset vector address is the default value to which the program counter returns on all device Resets; it is located at 0000h.

PIC18 devices also have two interrupt vector addresses for the handling of high-priority and low-priority interrupts. The high-priority interrupt vector is located at 0008h and the low-priority interrupt vector is at 0018h. Their locations in relation to the program memory map are shown in Figure 5-2.

FIGURE 5-2: HARD VECTOR AND CONFIGURATION WORD LOCATIONS FOR PIC18F97J60 FAMILY DEVICES



5.1.2 FLASH CONFIGURATION WORDS

Because the PIC18F97J60 family devices do not have persistent configuration memory, the top four words of on-chip program memory are reserved for configuration information. On Reset, the configuration information is copied into the Configuration registers.

The Configuration Words are stored in their program memory location in numerical order, starting with the lower byte of CONFIG1 at the lowest address and ending with the upper byte of CONFIG4. For these devices, only Configuration Words, CONFIG1 through CONFIG3, are used; CONFIG4 is reserved. The actual addresses of the Flash Configuration Words for devices in the PIC18F97J60 family are shown in Table 5-1. Their location in the memory map is shown with the other memory vectors in Figure 5-2.

Additional details on the device Configuration Words are provided in **Section 24.1 "Configuration Bits"**.

TABLE 5-1:	FLASH CONFIGURATION			
	WORDS FOR PIC18F97J60			
	FAMILY DEVICES			

Device	Program Memory (Kbytes)	Configuration Word Addresses	
PIC18F66J60			
PIC18F86J60	64	FFF8h to FFFFh	
PIC18F96J60			
PIC18F66J65		17FF8h to 17FFFh	
PIC18F86J65	96		
PIC18F96J65			
PIC18F67J60		1FFF8h to 1FFFFh	
PIC18F87J60	128		
PIC18F97J60			

5.1.3 PIC18F9XJ60/9XJ65 PROGRAM MEMORY MODES

The 100-pin devices in this family can address up to a total of 2 Mbytes of program memory. This is achieved through the external memory bus. There are two distinct operating modes available to the controllers:

- Microcontroller (MC)
- Extended Microcontroller (EMC)

The program memory mode is determined by setting the EMB Configuration bits (CONFIG3L<5:4>), as shown in Register 5-1. (See also **Section 24.1 "Configuration Bits"** for additional details on the device Configuration bits.)

The program memory modes operate as follows:

 The Microcontroller Mode accesses only on-chip Flash memory. Attempts to read above the top of on-chip memory causes a read of all '0's (a NOP instruction).

The Microcontroller mode is also the only operating mode available to 64-pin and 80-pin devices.

 The Extended Microcontroller Mode allows access to both internal and external program memories as a single block. The device can access its entire on-chip program memory. Above this, the device accesses external program memory up to the 2-Mbyte program space limit. Execution automatically switches between the two memories as required.

The setting of the EMB Configuration bits also controls the address bus width of the external memory bus. This is covered in more detail in **Section 7.0** "**External Memory Bus**".

In all modes, the microcontroller has complete access to data RAM.

Figure 5-3 compares the memory maps of the different program memory modes. The differences between on-chip and external memory access limitations are more fully explained in Table 5-2.

REGISTER 5-1: CONFIG3L: CONFIGURATION REGISTER 3 LOW

R/WO-1	R/WO-1	R/WO-1	R/WO-1	R/WO-1	U-0	U-0	U-0
WAIT ⁽¹⁾	BW ⁽¹⁾	EMB1 ⁽¹⁾	EMB0 ⁽¹⁾	EASHFT ⁽¹⁾	—	—	—
bit 7			•	•			bit 0

Legend:							
R = Readal	ble bit WO = Write-Once bit	U = Unimplemented b	pit, read as '0'				
-n = Value	when device is unprogrammed	'1' = Bit is set	'0' = Bit is cleared				
bit 7	WAIT: External Bus Wait Enable bit ⁽¹⁾						
1 = Wait states for operations on external memory bus disabled 0 = Wait states for operations on external memory bus enabled and selected by MEMCON<5:4							
bit 6	t 6 BW: Data Bus Width Select bit ⁽¹⁾ 1 = 16-Bit Data Width mode 0 = 8-Bit Data Width mode						
bit 5-4 EMB1:EMB0: External Memory Bus Configuration bits ⁽¹⁾ 11 = Microcontroller mode, external bus disabled 10 = Extended Microcontroller mode, 12-Bit Addressing mode 01 = Extended Microcontroller mode, 16-Bit Addressing mode 00 = Extended Microcontroller mode, 20-Bit Addressing mode							
bit 3 EASHFT: External Address Bus Shift Enable bit ⁽¹⁾ 1 = Address shifting enabled; address on external bus is offset to start at 000000h 0 = Address shifting disabled; address on external bus reflects the PC value							
bit 2-0	Unimplemented: Read as '0'						

5.1.4 EXTENDED MICROCONTROLLER MODE AND ADDRESS SHIFTING

By default, devices in Extended Microcontroller mode directly present the program counter value on the external address bus for those addresses in the range of the external memory space. In practical terms, this means addresses in the external memory device below the top of on-chip memory are unavailable. To avoid this, the Extended Microcontroller mode implements an address shifting option to enable automatic address translation. In this mode, addresses presented on the external bus are shifted down by the size of the on-chip program memory and are remapped to start at 0000h. This allows the complete use of the external memory device's memory space.






TABLE 5-2: MEMORY ACCESS FOR PIC18F9XJ60/9XJ65 PROGRAM MEMORY MODES

	Intern	al Program Me	emory	External Program Memory		
Operating Mode	Execution From	Table Read From	Table Write To	Execution From	Table Read From	Table Write To
Microcontroller	Yes	Yes	Yes	No Access	No Access	No Access
Extended Microcontroller	Yes	Yes	Yes	Yes	Yes	Yes

5.1.5 PROGRAM COUNTER

The Program Counter (PC) specifies the address of the instruction to fetch for execution. The PC is 21 bits wide and is contained in three separate 8-bit registers. The low byte, known as the PCL register, is both readable and writable. The high byte, or PCH register, contains the PC<15:8> bits; it is not directly readable or writable. Updates to the PCH register are performed through the PCLATH register. The upper byte is called PCU. This register contains the PC<20:16> bits; it is also not directly readable or writable. Updates to the PCH register. Updates to the PCU register are performed through the PCLATH register contains the PC<20:16> bits; it is also not directly readable or writable. Updates to the PCU register are performed through the PCLATU register.

The contents of PCLATH and PCLATU are transferred to the program counter by any operation that writes to the PCL. Similarly, the upper two bytes of the program counter are transferred to PCLATH and PCLATU by an operation that reads PCL. This is useful for computed offsets to the PC (see **Section 5.1.8.1 "Computed GOTO"**).

The PC addresses bytes in the program memory. To prevent the PC from becoming misaligned with word instructions, the Least Significant bit of PCL is fixed to a value of '0'. The PC increments by 2 to address sequential instructions in the program memory.

The CALL, RCALL, GOTO and program branch instructions write to the program counter directly. For these instructions, the contents of PCLATH and PCLATU are not transferred to the program counter.

5.1.6 RETURN ADDRESS STACK

The return address stack allows any combination of up to 31 program calls and interrupts to occur. The PC is pushed onto the stack when a CALL or RCALL instruction is executed, or an interrupt is Acknowledged. The PC value is pulled off the stack on a RETURN, RETLW or a RETFIE instruction (and on ADDULNK and SUBULNK instructions if the extended instruction set is enabled). PCLATU and PCLATH are not affected by any of the RETURN or CALL instructions.

The stack operates as a 31-word by 21-bit RAM and a 5-bit Stack Pointer, STKPTR. The stack space is not part of either program or data space. The Stack Pointer is readable and writable and the address on the top of the stack is readable and writable through the Top-of-Stack Special Function Registers. Data can also be pushed to, or popped from the stack, using these registers.

A CALL type instruction causes a push onto the stack. The Stack Pointer is first incremented and the location pointed to by the Stack Pointer is written with the contents of the PC (already pointing to the instruction following the CALL). A RETURN type instruction causes a pop from the stack. The contents of the location pointed to by the STKPTR are transferred to the PC and then the Stack Pointer is decremented.


The Stack Pointer is initialized to '00000' after all Resets. There is no RAM associated with the location corresponding to a Stack Pointer value of '00000'; this is only a Reset value. Status bits indicate if the stack is full, has overflowed or has underflowed.

5.1.6.1 Top-of-Stack Access

Only the top of the return address stack (TOS) is readable and writable. A set of three registers, TOSU:TOSH:TOSL, holds the contents of the stack location pointed to by the STKPTR register (Figure 5-4). This allows users to implement a software stack if necessary. After a CALL, RCALL or interrupt (and ADDULNK and SUBULNK instructions if the extended instruction set is enabled), the software can read the pushed value by reading the TOSU:TOSH:TOSL registers. These values can be placed on a user-defined software stack. At return time, the software can return these values to TOSU:TOSH:TOSL and do a return.

The user must disable the global interrupt enable bits while accessing the stack to prevent inadvertent stack corruption.





5.1.6.2 Return Stack Pointer (STKPTR)

The STKPTR register (Register 5-2) contains the Stack Pointer value, the STKFUL (Stack Full) status bit and the STKUNF (Stack Underflow) status bit. The value of the Stack Pointer can be 0 through 31. The Stack Pointer increments before values are pushed onto the stack and decrements after values are popped off the stack. On Reset, the Stack Pointer value will be zero. The user may read and write the Stack Pointer value. This feature can be used by a Real-Time Operating System (RTOS) for return stack maintenance.

After the PC is pushed onto the stack 31 times (without popping any values off the stack), the STKFUL bit is set. The STKFUL bit is cleared by software or by a POR.

The action that takes place when the stack becomes full depends on the state of the STVREN (Stack Overflow Reset Enable) Configuration bit. (Refer to **Section 24.1 "Configuration Bits"** for a description of the device Configuration bits.) If STVREN is set (default), the 31st push will push the (PC + 2) value onto the stack, set the STKFUL bit and reset the device. The STKFUL bit will remain set and the Stack Pointer will be set to zero.

If STVREN is cleared, the STKFUL bit will be set on the 31st push and the Stack Pointer will increment to 31. Any additional pushes will not overwrite the 31st push and the STKPTR will remain at 31.

When the stack has been popped enough times to unload the stack, the next pop returns a value of zero to the PC, and sets the STKUNF bit, while the Stack Pointer remains at zero. The STKUNF bit will remain set until cleared by software or until a POR occurs.

Note:	Returning a value of zero to the PC on an underflow has the effect of vectoring the program to the Reset vector, where the stack conditions can be verified and appropriate actions can be taken. This is not the same as a Reset, as the contents
	of the SFRs are not affected.

5.1.6.3 PUSH and POP Instructions

Since the Top-of-Stack is readable and writable, the ability to push values onto the stack and pull values off the stack, without disturbing normal program execution, is a desirable feature. The PIC18 instruction set includes two instructions, PUSH and POP, that permit the TOS to be manipulated under software control. TOSU, TOSH and TOSL can be modified to place data or a return address on the stack.

The PUSH instruction places the current PC value onto the stack. This increments the Stack Pointer and loads the current PC value onto the stack.

The POP instruction discards the current TOS by decrementing the Stack Pointer. The previous value pushed onto the stack then becomes the TOS value.

R/C-0 R/C-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 U-0 STKFUL⁽¹⁾ STKUNF⁽¹⁾ SP4 SP2 SP3 SP1 SP0 ____ bit 7 bit 0

STKPTR: STACK POINTER REGISTER

Legend:	C = Clearable bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	STKFUL: Stack Full Flag bit ⁽¹⁾
	1 = Stack became full or overflowed
	0 = Stack has not become full or overflowed
bit 6	STKUNF: Stack Underflow Flag bit ⁽¹⁾
	1 = Stack underflow occurred
	0 = Stack underflow did not occur
bit 5	Unimplemented: Read as '0'
bit 4-0	SP4:SP0: Stack Pointer Location bits

Note 1: Bit 7 and bit 6 are cleared by user software or by a POR.

REGISTER 5-2:

5.1.6.4 Stack Full and Underflow Resets

Device Resets on stack overflow and stack underflow conditions are enabled by setting the STVREN bit in Configuration Register 1L. When STVREN is set, a full or underflow condition will set the appropriate STKFUL or STKUNF bit and then cause a device Reset. When STVREN is cleared, a full or underflow condition will set the appropriate STKFUL or STKUNF bit, but not cause a device Reset. The STKFUL or STKUNF bit is cleared by user software or a Power-on Reset.

5.1.7 FAST REGISTER STACK

A Fast Register Stack is provided for the STATUS, WREG and BSR registers to provide a "fast return" option for interrupts. This stack is only one level deep and is neither readable nor writable. It is loaded with the current value of the corresponding register when the processor vectors for an interrupt. All interrupt sources will push values into the Stack registers. The values in the registers are then loaded back into the working registers if the RETFIE, FAST instruction is used to return from the interrupt.

If both low and high-priority interrupts are enabled, the Stack registers cannot be used reliably to return from low-priority interrupts. If a high-priority interrupt occurs while servicing a low-priority interrupt, the Stack register values stored by the low-priority interrupt will be overwritten. In these cases, users must save the key registers in software during a low-priority interrupt.

If interrupt priority is not used, all interrupts may use the Fast Register Stack for returns from interrupt. If no interrupts are used, the Fast Register Stack can be used to restore the STATUS, WREG and BSR registers at the end of a subroutine call. To use the Fast Register Stack for a subroutine call, a CALL label, FAST instruction must be executed to save the STATUS, WREG and BSR registers to the Fast Register Stack. A RETURN, FAST instruction is then executed to restore these registers from the Fast Register Stack.

Example 5-1 shows a source code example that uses the Fast Register Stack during a subroutine call and return.

EXAMPLE 5-1: FAST REGISTER STACK CODE EXAMPLE

CALL	SUB1, FAST • •	;STATUS, WREG, BSR ;SAVED IN FAST REGISTER ;STACK
SUB1	• • RETURN FAST	;RESTORE VALUES SAVED ;IN FAST REGISTER STACK

5.1.8 LOOK-UP TABLES IN PROGRAM MEMORY

There may be programming situations that require the creation of data structures, or look-up tables, in program memory. For PIC18 devices, look-up tables can be implemented in two ways:

- Computed GOTO
- Table Reads

5.1.8.1 Computed GOTO

A computed GOTO is accomplished by adding an offset to the program counter. An example is shown in Example 5-2.

A look-up table can be formed with an ADDWF PCL instruction and a group of RETLW nn instructions. The W register is loaded with an offset into the table before executing a call to that table. The first instruction of the called routine is the ADDWF PCL instruction. The next instruction executed will be one of the RETLW nn instructions, that returns the value 'nn' to the calling function.

The offset value (in WREG) specifies the number of bytes that the program counter should advance and should be multiples of 2 (LSb = 0).

In this method, only one data byte may be stored in each instruction location and room on the return address stack is required.

EXAMPLE 5-2: COMPUTED GOTO USING AN OFFSET VALUE

		/
	MOVF	OFFSET, W
	CALL	TABLE
ORG	nn00h	
TABLE	ADDWF	PCL
	RETLW	nnh
	RETLW	nnh
	RETLW	nnh
	•	

5.1.8.2 Table Reads

A better method of storing data in program memory allows two bytes of data to be stored in each instruction location.

Look-up table data may be stored two bytes per program word while programming. The Table Pointer (TBLPTR) specifies the byte address and the Table Latch (TABLAT) contains the data that is read from the program memory. Data is transferred from program memory one byte at a time.

Table read operation is discussed further in **Section 6.1 "Table Reads and Table Writes**".

5.2 PIC18 Instruction Cycle

5.2.1 CLOCKING SCHEME

The microcontroller clock input, whether from an internal or external source, is internally divided by four to generate four non-overlapping quadrature clocks (Q1, Q2, Q3 and Q4). Internally, the program counter is incremented on every Q1. The instruction is fetched from the program memory and latched into the Instruction Register (IR) during Q4. The instruction is decoded and executed during the following Q1 through Q4. The clocks and instruction execution flow are shown in Figure 5-5.

5.2.2 INSTRUCTION FLOW/PIPELINING

An "Instruction Cycle" consists of four Q cycles, Q1 through Q4. The instruction fetch and execute are pipelined in such a manner that a fetch takes one instruction cycle, while the decode and execute take another instruction cycle. However, due to the pipelining, each instruction effectively executes in one cycle. If an instruction causes the program counter to change (e.g., GOTO), then two cycles are required to complete the instruction (Example 5-3).

A fetch cycle begins with the Program Counter (PC) incrementing in Q1.

In the execution cycle, the fetched instruction is latched into the Instruction Register (IR) in cycle Q1. This instruction is then decoded and executed during the Q2, Q3 and Q4 cycles. Data memory is read during Q2 (operand read) and written during Q4 (destination write).




FIGURE 5-5: CLOCK/INSTRUCTION CYCLE

EXAMPLE 5-3: INSTRUCTION PIPELINE FLOW

Тсү0	TCY1	Tcy2	TCY3	TCY4	TcY5
1. MOVLW 55h Fetch 1	Execute 1		•		
2. MOVWF PORTB	Fetch 2	Execute 2		_	
3. BRA SUB_1		Fetch 3	Execute 3		_
4. BSF PORTA, BIT3 (Forced NOP)		Fetch 4	Flush (NOP)	
5. Instruction @ address SUB_1				Fetch SUB_1	Execute SUB_1

All instructions are single cycle, except for any program branches. These take two cycles since the fetch instruction is "flushed" from the pipeline while the new instruction is being fetched and then executed.

5.2.3 INSTRUCTIONS IN PROGRAM MEMORY

The program memory is addressed in bytes. Instructions are stored as two bytes or four bytes in program memory. The Least Significant Byte of an instruction word is always stored in a program memory location with an even address (LSb = 0). To maintain alignment with instruction boundaries, the PC increments in steps of 2 and the LSb will always read '0' (see Section 5.1.5 "Program Counter").

Figure 5-6 shows an example of how instruction words are stored in the program memory.

The CALL and GOTO instructions have the absolute program memory address embedded into the instruction. Since instructions are always stored on word boundaries, the data contained in the instruction is a word address. The word address is written to PC<20:1> which accesses the desired byte address in program memory. Instruction #2 in Figure 5-6 shows how the instruction, GOTO 0006h, is encoded in the program memory. Program branch instructions, which encode a relative address offset, operate in the same manner. The offset value stored in a branch instruction represents the number of single-word instructions that the PC will be offset by. Section 25.0 "Instruction Set Summary" provides further details of the instruction set.

				LSB = 1	LSB = 0	Word Address \downarrow
	Program Memory Byte Locations \rightarrow					000000h
						000002h
						000004h
						000006h
Instruction 1:	MOVLW	055h		0Fh	55h	000008h
Instruction 2:	GOTO	0006h		EFh	03h	00000Ah
				F0h	00h	00000Ch
Instruction 3:	MOVFF	123h,	456h	C1h	23h	00000Eh
				F4h	56h	000010h
						000012h
						000014h

FIGURE 5-6: INSTRUCTIONS IN PROGRAM MEMORY

5.2.4 TWO-WORD INSTRUCTIONS

The standard PIC18 instruction set has four, two-word instructions: CALL, MOVFF, GOTO and LSFR. In all cases, the second word of the instructions always has '1111' as its four Most Significant bits; the other 12 bits are literal data, usually a data memory address.

The use of '1111' in the 4 MSbs of an instruction specifies a special form of NOP. If the instruction is executed in proper sequence – immediately after the first word – the data in the second word is accessed

and used by the instruction sequence. If the first word is skipped for some reason and the second word is executed by itself, a NOP is executed instead. This is necessary for cases when the two-word instruction is preceded by a conditional instruction that changes the PC. Example 5-4 shows how this works.

Note:	See Section 5.5 "Program Memory an	d
	the Extended Instruction Set" for	or
	information on two-word instructions in th	е
	extended instruction set.	

EXAMPLE 5-4: TWO-WORD INSTRUCTIONS

CASE 1:							
Object Code	Source Code						
0110 0110 0000 0000	TSTFSZ REG1	; is RAM location 0?					
1100 0001 0010 0011	MOVFF REG1, REG2	; No, skip this word					
1111 0100 0101 0110		; Execute this word as a NOP					
0010 0100 0000 0000	ADDWF REG3	; continue code					
CASE 2:							
Object Code	Source Code						
0110 0110 0000 0000	TSTFSZ REG1	; is RAM location 0?					
1100 0001 0010 0011	MOVFF REG1, REG2	; Yes, execute this word					
1111 0100 0101 0110		; 2nd word of instruction					
0010 0100 0000 0000	ADDWF REG3	; continue code					

5.3 Data Memory Organization

Note:	The operation of some aspects of data
	memory are changed when the PIC18
	extended instruction set is enabled. See
	Section 5.6 "Data Memory and the
	Extended Instruction Set" for more
	information.

The data memory in PIC18 devices is implemented as static RAM. Each register in the data memory has a 12-bit address, allowing up to 4096 bytes of addressable memory. The memory space is divided into 16 banks that contain 256 bytes each. All of the PIC18F97J60 family devices implement all available banks and provide 3808 bytes of data memory available to the user. Figure 5-7 shows the data memory organization for the devices.

The data memory contains Special Function Registers (SFRs) and General Purpose Registers (GPRs). The SFRs are used for control and status of the controller and peripheral functions, while GPRs are used for data storage and scratchpad operations in the user's application. Any read of an unimplemented location will read as '0's.

The instruction set and architecture allow operations across all banks. The entire data memory may be accessed by Direct, Indirect or Indexed Addressing modes. Addressing modes are discussed later in this section.

To ensure that commonly used registers (most SFRs and select GPRs) can be accessed in a single cycle, PIC18 devices implement an Access Bank. This is a 256-byte memory space that provides fast access to the majority of SFRs and the lower portion of GPR Bank 0 without using the BSR. **Section 5.3.2 "Access Bank"** provides a detailed description of the Access RAM.

5.3.1 BANK SELECT REGISTER

Large areas of data memory require an efficient addressing scheme to make rapid access to any address possible. Ideally, this means that an entire address does not need to be provided for each read or write operation. For PIC18 devices, this is accomplished with a RAM banking scheme. This divides the memory space into 16 contiguous banks of 256 bytes. Depending on the instruction, each location can be addressed directly by its full 12-bit address, or an 8-bit low-order address and a 4-bit Bank Pointer.

Most instructions in the PIC18 instruction set make use of the Bank Pointer, known as the Bank Select Register (BSR). This SFR holds the 4 Most Significant bits of a location's address; the instruction itself includes the 8 Least Significant bits. Only the four lower bits of the BSR are implemented (BSR3:BSR0). The upper four bits are unused; they will always read '0' and cannot be written to. The BSR can be loaded directly by using the MOVLB instruction.


The value of the BSR indicates the bank in data memory. The 8 bits in the instruction show the location in the bank and can be thought of as an offset from the bank's lower boundary. The relationship between the BSR's value and the bank division in data memory is shown in Figure 5-8.

Since up to 16 registers may share the same low-order address, the user must always be careful to ensure that the proper bank is selected before performing a data read or write. For example, writing what should be program data to an 8-bit address of F9h, while the BSR is 0Fh, will end up resetting the program counter.

While any bank can be selected, only those banks that are actually implemented can be read or written to. Writes to unimplemented banks are ignored, while reads from unimplemented banks will return '0's. Even so, the STATUS register will still be affected as if the operation was successful. The data memory map in Figure 5-7 indicates which banks are implemented.

In the core PIC18 instruction set, only the MOVFF instruction fully specifies the 12-bit address of the source and target registers. This instruction ignores the BSR completely when it executes. All other instructions include only the low-order address as an operand and must use either the BSR or the Access Bank to locate their target registers.

FIGURE 5-7: DATA MEMORY MAP FOR PIC18F97J60 FAMILY DEVICES






FIGURE 5-8: USE OF THE BANK SELECT REGISTER (DIRECT ADDRESSING)

5.3.2 ACCESS BANK

While the use of the BSR with an embedded 8-bit address allows users to address the entire range of data memory, it also means that the user must always ensure that the correct bank is selected. Otherwise, data may be read from or written to the wrong location. This can be disastrous if a GPR is the intended target of an operation but an SFR is written to instead. Verifying and/or changing the BSR for each read or write to data memory can become very inefficient.

To streamline access for the most commonly used data memory locations, the data memory is configured with an Access Bank, which allows users to access a mapped block of memory without specifying a BSR. The Access Bank consists of the first 96 bytes of memory (00h-5Fh) in Bank 0 and the last 160 bytes of memory (60h-FFh) in Bank 15. The lower block is known as the "Access RAM" and is composed of GPRs. The upper block is where the device's SFRs are mapped. These two areas are mapped contiguously in the Access Bank and can be addressed in a linear fashion by an 8-bit address (Figure 5-7).

The Access Bank is used by core PIC18 instructions that include the Access RAM bit (the 'a' parameter in the instruction). When 'a' is equal to '1', the instruction uses the BSR and the 8-bit address included in the opcode for the data memory address. When 'a' is '0', however, the instruction is forced to use the Access Bank address map; the current value of the BSR is ignored entirely.

Using this "forced" addressing allows the instruction to operate on a data address in a single cycle without updating the BSR first. For 8-bit addresses of 60h and above, this means that users can evaluate and operate on SFRs more efficiently. The Access RAM below 60h is a good place for data values that the user might need to access rapidly, such as immediate computational results or common program variables. Access RAM also allows for faster and more code efficient context saving and switching of variables.

The mapping of the Access Bank is slightly different when the extended instruction set is enabled (XINST Configuration bit = 1). This is discussed in more detail in Section 5.6.3 "Mapping the Access Bank in Indexed Literal Offset Mode".

5.3.3 GENERAL PURPOSE REGISTER FILE

PIC18 devices may have banked memory in the GPR area. This is data RAM which is available for use by all instructions. GPRs start at the bottom of Bank 0 (address 000h) and grow upwards towards the bottom of the SFR area. GPRs are not initialized by a Power-on Reset and are unchanged on all other Resets.

5.3.4 SPECIAL FUNCTION REGISTERS

The Special Function Registers (SFRs) are registers used by the CPU and peripheral modules for controlling the desired operation of the device. These registers are implemented as static RAM.

The main group of SFRs start at the top of data memory (FFFh) and extend downward to occupy more than the top half of Bank 15 (F60h to FFFh). These SFRs can be classified into two sets: those associated with the "core" device functionality (ALU, Resets and interrupts) and those related to the peripheral functions. The

Reset and Interrupt registers are described in their respective chapters, while the ALU's STATUS register is described later in this section. Registers related to the operation of the peripheral features are described in the chapter for that peripheral.

The SFRs are typically distributed among the peripherals whose functions they control. Unused SFR locations are unimplemented and read as '0's. A list of SFRs is given in Table 5-3; a full description is provided in Table 5-5.

TABLE 5-3: SPECIAL FUNCTION REGISTER MAP FOR PIC18F97J60 FAMILY DEVICES

Address	Name	Address	Name	Address	Name	Address	Name	Address	Name
FFFh	TOSU	FDFh	INDF2 ⁽¹⁾	FBFh	CCPR1H	F9Fh	IPR1	F7Fh	SPBRGH1
FFEh	TOSH	FDEh	POSTINC2 ⁽¹⁾	FBEh	CCPR1L	F9Eh	PIR1	F7Eh	BAUDCON1
FFDh	TOSL	FDDh	POSTDEC2 ⁽¹⁾	FBDh	CCP1CON	F9Dh	PIE1	F7Dh	SPBRGH2
FFCh	STKPTR	FDCh	PREINC2 ⁽¹⁾	FBCh	CCPR2H	F9Ch	MEMCON ⁽⁴⁾	F7Ch	BAUDCON2
FFBh	PCLATU	FDBh	PLUSW2 ⁽¹⁾	FBBh	CCPR2L	F9Bh	OSCTUNE	F7Bh	ERDPTH
FFAh	PCLATH	FDAh	FSR2H	FBAh	CCP2CON	F9Ah	TRISJ ⁽³⁾	F7Ah	ERDPTL
FF9h	PCL	FD9h	FSR2L	FB9h	CCPR3H	F99h	TRISH ⁽³⁾	F79h	ECCP1DEL
FF8h	TBLPTRU	FD8h	STATUS	FB8h	CCPR3L	F98h	TRISG	F78h	TMR4
FF7h	TBLPTRH	FD7h	TMR0H	FB7h	CCP3CON	F97h	TRISF	F77h	PR4
FF6h	TBLPTRL	FD6h	TMR0L	FB6h	ECCP1AS	F96h	TRISE	F76h	T4CON
FF5h	TABLAT	FD5h	T0CON	FB5h	CVRCON	F95h	TRISD	F75h	CCPR4H
FF4h	PRODH	FD4h	(2)	FB4h	CMCON	F94h	TRISC	F74h	CCPR4L
FF3h	PRODL	FD3h	OSCCON	FB3h	TMR3H	F93h	TRISB	F73h	CCP4CON
FF2h	INTCON	FD2h	ECON1	FB2h	TMR3L	F92h	TRISA	F72h	CCPR5H
FF1h	INTCON2	FD1h	WDTCON	FB1h	T3CON	F91h	LATJ ⁽³⁾	F71h	CCPR5L
FF0h	INTCON3	FD0h	RCON	FB0h	PSPCON	F90h	LATH ⁽³⁾	F70h	CCP5CON
FEFh	INDF0 ⁽¹⁾	FCFh	TMR1H	FAFh	SPBRG1	F8Fh	LATG	F6Fh	SPBRG2
FEEh	POSTINC0 ⁽¹⁾	FCEh	TMR1L	FAEh	RCREG1	F8Eh	LATF	F6Eh	RCREG2
FEDh	POSTDEC0 ⁽¹⁾	FCDh	T1CON	FADh	TXREG1	F8Dh	LATE	F6Dh	TXREG2
FECh	PREINC0 ⁽¹⁾	FCCh	TMR2	FACh	TXSTA1	F8Ch	LATD	F6Ch	TXSTA2
FEBh	PLUSW0 ⁽¹⁾	FCBh	PR2	FABh	RCSTA1	F8Bh	LATC	F6Bh	RCSTA2
FEAh	FSR0H	FCAh	T2CON	FAAh	(2)	F8Ah	LATB	F6Ah	ECCP3AS
FE9h	FSR0L	FC9h	SSP1BUF	FA9h	(2)	F89h	LATA	F69h	ECCP3DEL
FE8h	WREG	FC8h	SSP1ADD	FA8h	(2)	F88h	PORTJ ⁽³⁾	F68h	ECCP2AS
FE7h	INDF1 ⁽¹⁾	FC7h	SSP1STAT	FA7h	EECON2 ⁽¹⁾	F87h	PORTH ⁽³⁾	F67h	ECCP2DEL
FE6h	POSTINC1 ⁽¹⁾	FC6h	SSP1CON1	FA6h	EECON1	F86h	PORTG	F66h	SSP2BUF
FE5h	POSTDEC1 ⁽¹⁾	FC5h	SSP1CON2	FA5h	IPR3	F85h	PORTF	F65h	SSP2ADD
FE4h	PREINC1 ⁽¹⁾	FC4h	ADRESH	FA4h	PIR3	F84h	PORTE	F64h	SSP2STAT
FE3h	PLUSW1 ⁽¹⁾	FC3h	ADRESL	FA3h	PIE3	F83h	PORTD	F63h	SSP2CON1
FE2h	FSR1H	FC2h	ADCON0	FA2h	IPR2	F82h	PORTC	F62h	SSP2CON2
FE1h	FSR1L	FC1h	ADCON1	FA1h	PIR2	F81h	PORTB	F61h	EDATA
FE0h	BSR	FC0h	ADCON2	FA0h	PIE2	F80h	PORTA	F60h	EIR

Note 1: This is not a physical register.

2: Unimplemented registers are read as '0'.

3: This register is not available on 64-pin devices.

4: This register is not available on 64 and 80-pin devices.

5.3.5 ETHERNET SFRs

In addition to the standard SFR set in Bank 15, members of the PIC18F97J60 family have a second set of SFRs. This group, associated exclusively with the Ethernet module, occupies the top half of Bank 14 (E80h to EFFh).

Note: To improve performance, frequently accessed Ethernet registers are located in the standard SFR bank (F60h through FFFh).

A complete list of Ethernet SFRs is given in Table 5-4. All SFRs are fully described in Table 5-5

TABLE 5-4: ETHERNET SFR MAP FOR PIC18F97J60 FAMILY DEVICES

Address	Name	Address	Name	Address	Name	Address	Name
EFFh	(1)	EDFh	(1)	EBFh	(1)	E9Fh	(1)
EFEh	ECON2	EDEh	(1)	EBEh	(1)	E9Eh	(1)
EFDh	ESTAT	EDDh	(1)	EBDh	(1)	E9Dh	(1)
EFCh	(1)	EDCh	(1)	EBCh	(1)	E9Ch	(1)
EFBh	EIE	EDBh	(1)	EBBh	(1)	E9Bh	(1)
EFAh	(1)	EDAh	(1)	EBAh	(1)	E9Ah	(1)
EF9h	(2)	ED9h	EPKTCNT	EB9h	MIRDH	E99h	EPAUSH
EF8h	(2)	ED8h	ERXFCON	EB8h	MIRDL	E98h	EPAUSL
EF7h	EDMACSH	ED7h	(1)	EB7h	MIWRH	E97h	EFLOCON
EF6h	EDMACSL	ED6h	(1)	EB6h	MIWRL	E96h	(2)
EF5h	EDMADSTH	ED5h	EPMOH	EB5h	(1)	E95h	(2)
EF4h	EDMADSTL	ED4h	EPMOL	EB4h	MIREGADR	E94h	(2)
EF3h	EDMANDH	ED3h	(2)	EB3h	(2)	E93h	(2)
EF2h	EDMANDL	ED2h	(2)	EB2h	MICMD	E92h	(2)
EF1h	EDMASTH	ED1h	EPMCSH	EB1h	(1)	E91h	(2)
EF0h	EDMASTL	ED0h	EPMCSL	EB0h	(1)	E90h	(2)
EEFh	ERXWRPTH	ECFh	EPMM7	EAFh	(2)	E8Fh	(2)
EEEh	ERXWRPTL	ECEh	EPMM6	EAEh	(1)	E8Eh	(2)
EEDh	ERXRDPTH	ECDh	EPMM5	EADh	(1)	E8Dh	(2)
EECh	ERXRDPTL	ECCh	EPMM4	EACh	(1)	E8Ch	(2)
EEBh	ERXNDH	ECBh	EPMM3	EABh	MAMXFLH	E8Bh	(2)
EEAh	ERXNDL	ECAh	EPMM2	EAAh	MAMXFLL	E8Ah	MISTAT
EE9h	ERXSTH	EC9h	EPMM1	EA9h	(1)	E89h	(1)
EE8h	ERXSTL	EC8h	EPMM0	EA8h	(1)	E88h	(1)
EE7h	ETXNDH	EC7h	EHT7	EA7h	MAIPGH	E87h	(1)
EE6h	ETXNDL	EC6h	EHT6	EA6h	MAIPGL	E86h	(1)
EE5h	ETXSTH	EC5h	EHT5	EA5h	(2)	E85h	MAADR2
EE4h	ETXSTL	EC4h	EHT4	EA4h	MABBIPG	E84h	MAADR1
EE3h	EWRPTH	EC3h	EHT3	EA3h	MACON4	E83h	MAADR4
EE2h	EWRPTL	EC2h	EHT2	EA2h	MACON3	E82h	MAADR3
EE1h	(1)	EC1h	EHT1	EA1h	(1)	E81h	MAADR6
EE0h	(1)	EC0h	EHT0	EA0h	MACON1	E80h	MAADR5

Note 1: Reserved register location; do not modify.

2: Unimplemented registers are read as '0'.

File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Values on POR, BOR	Details on Page:
TOSU	_	_	_	Top-of-Stack	Register Uppe	r Byte (TOS<2	20:16>)		0 0000	63, 75
TOSH	Top-of-Stack	Register High	Byte (TOS<1	5:8>)					0000 0000	63, 75
TOSL	Top-of-Stack	Register Low	Byte (TOS<7	:0>)					0000 0000	63, 75
STKPTR	STKFUL ⁽¹⁾	STKUNF ⁽¹⁾	_	SP4	SP3	SP2	SP1	SP0	00-0 0000	63, 76
PCLATU	_	—	bit 21 ⁽²⁾	Holding Regi	ster for PC<20	:16>		•	0 0000	63, 75
PCLATH	Holding Reg	ister for PC<1	5:8>	•					0000 0000	63, 75
PCL	PC Low Byte	e (PC<7:0>)							0000 0000	63, 75
TBLPTRU	—	—	bit 21	Program Mer	nory Table Poi	nter Upper By	te (TBLPTR<2	20:16>)	00 0000	63, 102
TBLPTRH	Program Me	mory Table Po	ointer High Byt	e (TBLPTR<1	5:8>)				0000 0000	63, 102
TBLPTRL	Program Me	mory Table Po	ointer Low Byte	e (TBLPTR<7:	0>)				0000 0000	63, 102
TABLAT	Program Me	mory Table La	itch						0000 0000	63, 102
PRODH	Product Reg	ister High Byte	9						XXXX XXXX	63, 121
PRODL	Product Reg	ister Low Byte	;						XXXX XXXX	63, 121
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000 000x	63, 125
INTCON2	RBPU	INTEDG0	INTEDG1	INTEDG2	INTEDG3	TMR0IP	INT3IP	RBIP	1111 1111	63, 126
INTCON3	INT2IP	INT1IP	INT3IE	INT2IE	INT1IE	INT3IF	INT2IF	INT1IF	1100 0000	63, 127
INDF0	Uses conten	ts of FSR0 to	address data	memory – valu	e of FSR0 not	changed (not	a physical reg	jister)	N/A	63, 93
POSTINC0	Uses conten	ts of FSR0 to	address data	memory – valu	e of FSR0 pos	st-incremented	l (not a physic	al register)	N/A	63, 94
POSTDEC0	Uses conten	ts of FSR0 to	address data	memory – valu	e of FSR0 pos	st-decremente	d (not a physic	cal register)	N/A	63, 94
PREINC0	Uses conten	ts of FSR0 to	address data	memory – valu	e of FSR0 pre	-incremented	(not a physica	l register)	N/A	63, 94
PLUSW0		its of FSR0 to R0 offset by W		memory – valu	ie of FSR0 pre	-incremented	(not a physica	l register) –	N/A	63, 94
FSR0H	_	—	_	_	Indirect Data	Memory Addre	ess Pointer 0 I	High Byte	xxxx	63, 93
FSR0L	Indirect Data	a Memory Add	ress Pointer 0	Low Byte					XXXX XXXX	63, 94
WREG	Working Reg	gister							XXXX XXXX	63
INDF1	Uses conten	ts of FSR1 to	address data	memory – valu	e of FSR1 not	changed (not	a physical reg	jister)	N/A	63, 93
POSTINC1	Uses conten	ts of FSR1 to	address data	memory – valu	e of FSR1 pos	st-incremented	l (not a physic	al register)	N/A	63, 94
POSTDEC1	Uses conten	ts of FSR1 to	address data	memory – valu	e of FSR1 pos	st-decremente	d (not a physic	cal register)	N/A	63, 94
PREINC1	Uses conten	ts of FSR1 to	address data	memory – valu	e of FSR1 pre	-incremented	(not a physica	l register)	N/A	63, 94
PLUSW1		ts of FSR1 to R1 offset by W	address data	memory – valu	ie of FSR1 pre	-incremented	(not a physica	l register) –	N/A	63, 94
FSR1H	—	—	—	_	Indirect Data	Memory Addre	ess Pointer 1 I	ligh Byte	xxxx	63, 93
FSR1L	Indirect Data	Memory Add	ress Pointer 1	Low Byte					XXXX XXXX	63, 93
BSR	—	—	—	—	Bank Select F	Register			0000	63, 93
INDF2	Uses conten	ts of FSR2 to	address data	memory – valu	ie of FSR2 not	changed (not	a physical reg	jister)	N/A	63, 93
POSTINC2	Uses conten	ts of FSR2 to	address data	memory – valu	ie of FSR2 pos	st-incremented	l (not a physic	al register)	N/A	63, 94
POSTDEC2	Uses conten	ts of FSR2 to	address data	memory – valu	ie of FSR2 pos	t-decremente	d (not a physic	cal register)	N/A	63, 94
PREINC2	Uses conten	ts of FSR2 to	address data	memory – valu	ie of FSR2 pre	-incremented	(not a physica	l register)	N/A	63, 94
PLUSW2		its of FSR2 to R2 offset by W		memory – valu	ie of FSR2 pre	-incremented	(not a physica	l register) –	N/A	63, 94
FSR2H	—	_	—	_	Indirect Data	Memory Addre	ess Pointer 2 I	ligh Byte	xxxx	63, 93
FSR2L	Indirect Data	Memory Add	ress Pointer 2	Low Byte	•				XXXX XXXX	63, 93

TABLE 5-5:	REGISTER FILE SUMMARY	(PIC18F97J60 FAMILY)
------------	-----------------------	----------------------

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0', q = value depends on condition, r = reserved bit, do not modify. Shaded cells are unimplemented, read as '0'.

Note 1: Bit 7 and bit 6 are cleared by user software or by a POR.

2: Bit 21 of the PC is only available in Serial Programming modes.

3: Reset value is '0' when Two-Speed Start-up is enabled and '1' if disabled.

4: Alternate names and definitions for these bits when the MSSP module is operating in I²C[™] Slave mode.

5: These bits and/or registers are only available in 100-pin devices; otherwise, they are unimplemented and read as '0'. Reset values shown apply only to 100-pin devices.

6: These bits and/or registers are only available in 80-pin and 100-pin devices; in 64-pin devices, they are unimplemented and read as '0'. Reset values are shown for 100-pin devices.

- 7: In Microcontroller mode, the bits in this register are unwritable and read as '0'.
- 8: PLLEN is only available when either ECPLL or HSPLL Oscillator mode is selected; otherwise, read as '0'.
- 9: Implemented in 100-pin devices in Microcontroller mode only.

File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Values on POR, BOR	Details on Page:
STATUS	_	-	_	N	OV	Z	DC	С	x xxxx	64, 91
TMR0H	Timer0 Regi	ster High Byte							0000 0000	64, 167
TMR0L	Timer0 Regi	ster Low Byte							XXXX XXXX	64, 167
T0CON	TMR0ON	T08BIT	TOCS	T0SE	PSA	T0PS2	T0PS1	T0PS0	1111 1111	64, 167
OSCCON	IDLEN	-	-	—	OSTS ⁽³⁾	-	SCS1	SCS0	0 q-00	64, 47
ECON1	TXRST	RXRST	DMAST	CSUMEN	TXRTS	RXEN	_	_	0000 00	64, 217
WDTCON	—	_	_	_	_	_	_	SWDTEN	0	64, 357
RCON	IPEN	_	CM	RI	TO	PD	POR	BOR	0-q1 1100	64, 58, 137
TMR1H	Timer1 Regi	ster High Byte							XXXX XXXX	64, 171
TMR1L	Timer1 Regi	ster Low Byte							XXXX XXXX	64, 171
T1CON	RD16	T1RUN	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	0000 0000	64, 171
TMR2	Timer2 Regi	ster							0000 0000	64, 177
PR2	Timer2 Peric	d Register							1111 1111	64, 177
T2CON	_	T2OUTPS3	T2OUTPS2	T2OUTPS1	T2OUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	64, 177
SSP1BUF	MSSP1 Rec	eive Buffer/Tra	ansmit Registe	r					XXXX XXXX	64, 269
SSP1ADD	MSSP1 Add	ress Register	(I ² C™ Slave n	node), MSSP1	Baud Rate R	eload Register	(I ² C Master m	node)	0000 0000	64, 269
SSP1STAT	SMP	CKE	D/Ā	Р	S	R/W	UA	BF	0000 0000	64, 260, 270
SSP1CON1	WCOL	SSPOV	SSPEN	СКР	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	64, 261, 271
SSP1CON2	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	0000 0000	64, 272
	GCEN	ACKSTAT	ADMSK5 ⁽⁴⁾	ADMSK4 ⁽⁴⁾	ADMSK3(4)	ADMSK2(4)	ADMSK1 ⁽⁴⁾	SEN		
ADRESH	A/D Result F	Register High E	Byte						XXXX XXXX	64, 337
ADRESL	A/D Result F	Register Low E	lyte						XXXX XXXX	64, 337
ADCON0	ADCAL	_	CHS3	CHS2	CHS1	CHS0	GO/DONE	ADON	0-00 0000	64, 329
ADCON1	_	-	VCFG1	VCFG0	PCFG3	PCFG2	PCFG1	PCFG0	00 0000	64, 330
ADCON2	ADFM	-	ACQT2	ACQT1	ACQT0	ADCS2	ADCS1	ADCS0	0-00 0000	64, 331
CCPR1H	Capture/Con	npare/PWM R	egister 1 High	Byte					XXXX XXXX	64, 189
CCPR1L	Capture/Con	npare/PWM R	egister 1 Low	Byte					XXXX XXXX	64, 189
CCP1CON	P1M1	P1M0	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0	0000 0000	64, 193
CCPR2H	Capture/Con	npare/PWM R	egister 2 High	Byte					XXXX XXXX	64, 189
CCPR2L	Capture/Con	npare/PWM R	egister 2 Low	Byte					XXXX XXXX	64, 189
CCP2CON	P2M1	P2M0	DC2B1	DC2B0	CCP2M3	CCP2M2	CCP2M1	CCP2M0	0000 0000	64, 193
CCPR3H	Capture/Con	npare/PWM R	egister 3 High	n Byte					XXXX XXXX	64, 189
CCPR3L	Capture/Con	npare/PWM R	egister 3 Low	Byte					XXXX XXXX	64, 189
CCP3CON	P3M1	P3M0	DC3B1	DC3B0	CCP3M3	CCP3M2	CCP3M1	CCP3M0	0000 0000	64, 193
ECCP1AS	ECCP1ASE	ECCP1AS2	ECCP1AS1	ECCP1AS0	PSS1AC1	PSS1AC0	PSS1BD1	PSS1BD0	0000 0000	64, 205
CVRCON	CVREN	CVROE	CVRR	CVRSS	CVR3	CVR2	CVR1	CVR0	0000 0000	64, 345
CMCON	C2OUT	C10UT	C2INV	C1INV	CIS	CM2	CM1	CM0	0000 0111	64, 339
TMR3H	Timer3 Regi	ster High Byte							XXXX XXXX	64, 179
TMR3L	Timer3 Regi	ster Low Byte							XXXX XXXX	64, 179

TABLE 5-5: REGISTER FILE SUMMARY (PIC18F97J60 FAMILY) (CONTINUED)

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0', q = value depends on condition, r = reserved bit, do not modify. Shaded cells are unimplemented, read as '0'.

Note 1: Bit 7 and bit 6 are cleared by user software or by a POR.

2: Bit 21 of the PC is only available in Serial Programming modes.

3: Reset value is '0' when Two-Speed Start-up is enabled and '1' if disabled.

4: Alternate names and definitions for these bits when the MSSP module is operating in I^2C^{TM} Slave mode.

5: These bits and/or registers are only available in 100-pin devices; otherwise, they are unimplemented and read as '0'. Reset values shown apply only to 100-pin devices.

6: These bits and/or registers are only available in 80-pin and 100-pin devices; in 64-pin devices, they are unimplemented and read as '0'. Reset values are shown for 100-pin devices.

7: In Microcontroller mode, the bits in this register are unwritable and read as '0'.

8: PLLEN is only available when either ECPLL or HSPLL Oscillator mode is selected; otherwise, read as '0'.

File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Values on POR, BOR	Details on Page:
T3CON	RD16	T3CCP2	T3CKPS1	T3CKPS0	T3CCP1	T3SYNC	TMR3CS	TMR3ON	0000 0000	65, 179
PSPCON ⁽⁵⁾	IBF	OBF	IBOV	PSPMODE	_	_	_	_	0000	65, 164
SPBRG1	EUSART1 B	aud Rate Gen	erator Registe	er Low Byte					0000 0000	65, 310
RCREG1	EUSART1 R	eceive Regist	er						0000 0000	65, 317
TXREG1	EUSART1 T	ransmit Regis	ter						XXXX XXXX	65, 319
TXSTA1	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	0000 0010	65, 310
RCSTA1	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	65, 310
EECON2	Program Me	mory Control	Register (not a	a physical regis	ster)					65, 100
EECON1	_	—	—	FREE	WRERR	WREN	WR	—	0 x00-	65, 101
IPR3	SSP2IP ⁽⁵⁾	BCL2IP ⁽⁵⁾	RC2IP ⁽⁶⁾	TX2IP ⁽⁶⁾	TMR4IP	CCP5IP	CCP4IP	CCP3IP	1111 1111	65, 136
PIR3	SSP2IF ⁽⁵⁾	BCL2IF ⁽⁵⁾	RC2IF ⁽⁶⁾	TX2IF ⁽⁶⁾	TMR4IF	CCP5IF	CCP4IF	CCP3IF	0000 0000	65, 130
PIE3	SSP2IE ⁽⁵⁾	BCL2IE ⁽⁵⁾	RC2IE ⁽⁶⁾	TX2IE ⁽⁶⁾	TMR4IE	CCP5IE	CCP4IE	CCP3IE	0000 0000	65, 133
IPR2	OSCFIP	CMIP	ETHIP	r	BCL1IP	_	TMR3IP	CCP2IP	1111 1-11	65, 135
PIR2	OSCFIF	CMIF	ETHIF	r	BCL1IF	_	TMR3IF	CCP2IF	0000 0-00	65, 129
PIE2	OSCFIE	CMIE	ETHIE	r	BCL1IE	_	TMR3IE	CCP2IE	0000 0-00	65, 132
IPR1	PSPIP ⁽⁹⁾	ADIP	RC1IP	TX1IP	SSP1IP	CCP1IP	TMR2IP	TMR1IP	1111 1111	65, 134
PIR1	PSPIF ⁽⁹⁾	ADIF	RC1IF	TX1IF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	0000 0000	65, 128
PIE1	PSPIE ⁽⁹⁾	ADIE	RC1IE	TX1IE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	0000 0000	65, 131
MEMCON ^(5,7)	EBDIS	_	WAIT1	WAIT0	_	_	WM1	WM0	0-0000	65, 110
OSCTUNE	PPST1	PLLEN ⁽⁸⁾	PPST0	PPRE	_	—	—	—	0000	65, 45
TRISJ ⁽⁶⁾	TRISJ7 ⁽⁵⁾	TRISJ6 ⁽⁵⁾	TRISJ5 ⁽⁶⁾	TRISJ4 ⁽⁶⁾	TRISJ3 ⁽⁵⁾	TRISJ2 ⁽⁵⁾	TRISJ1 ⁽⁵⁾	TRISJ0 ⁽⁵⁾	1111 1111	65, 162
TRISH ⁽⁶⁾	TRISH7 ⁽⁶⁾	TRISH6 ⁽⁶⁾	TRISH5 ⁽⁶⁾	TRISH4 ⁽⁶⁾	TRISH3 ⁽⁶⁾	TRISH2 ⁽⁶⁾	TRISH1 ⁽⁶⁾	TRISH0 ⁽⁶⁾	1111 1111	65, 160
TRISG	TRISG7 ⁽⁵⁾	TRISG6 ⁽⁵⁾	TRISG5 ⁽⁵⁾	TRISG4	TRISG3 ⁽⁶⁾	TRISG2 ⁽⁶⁾	TRISG1 ⁽⁶⁾	TRISG0 ⁽⁶⁾	1111 1111	65, 158
TRISF	TRISF7	TRISF6	TRISF5	TRISF4	TRISF3	TRISF2	TRISF1	TRISF0 ⁽⁵⁾	1111 1111	65, 155
TRISE	TRISE7 ⁽⁶⁾	TRISE6 ⁽⁶⁾	TRISE5	TRISE4	TRISE3	TRISE2	TRISE1	TRISE0	1111 1111	65, 153
TRISD	TRISD7 ⁽⁵⁾	TRISD6 ⁽⁵⁾	TRISD5 ⁽⁵⁾	TRISD4 ⁽⁵⁾	TRISD3 ⁽⁵⁾	TRISD2	TRISD1	TRISD0	1111 1111	65, 150
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	1111 1111	65, 147
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	1111 1111	65, 144
TRISA	_	_	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	11 1111	65, 141
LATJ ⁽⁶⁾	LATJ7 ⁽⁵⁾	LATJ6 ⁽⁵⁾	LATJ5 ⁽⁶⁾	LATJ4 ⁽⁶⁾	LATJ3 ⁽⁵⁾	LATJ2 ⁽⁵⁾	LATJ1 ⁽⁵⁾	LATJO ⁽⁵⁾	XXXX XXXX	65, 162
LATH ⁽⁶⁾	LATH7 ⁽⁶⁾	LATH6 ⁽⁶⁾	LATH5 ⁽⁶⁾	LATH4 ⁽⁶⁾	LATH3 ⁽⁶⁾	LATH2 ⁽⁶⁾	LATH1 ⁽⁶⁾	LATH0 ⁽⁶⁾	XXXX XXXX	65, 160
LATG	LATG7 ⁽⁵⁾	LATG6 ⁽⁵⁾	LATG5 ⁽⁵⁾	LATG4	LATG3 ⁽⁶⁾	LATG2 ⁽⁶⁾	LATG1 ⁽⁶⁾	LATG0 ⁽⁶⁾	XXXX XXXX	66, 158
LATF	LATF7	LATF6	LATF5	LATF4	LATF3	LATF2	LATF1	LATF0 ⁽⁵⁾	XXXX XXXX	66, 155
LATE	LATE7 ⁽⁶⁾	LATE6 ⁽⁶⁾	LATE5	LATE4	LATE3	LATE2	LATE1	LATE0	XXXX XXXX	66, 153
LATD	LATD7 ⁽⁵⁾	LATD6 ⁽⁵⁾	LATD5 ⁽⁵⁾	LATD4 ⁽⁵⁾	LATD3 ⁽⁵⁾	LATD2	LATD1	LATD0	XXXX XXXX	66, 150
LATC	LATC7	LATC6	LATC5	LATC4	LATC3	LATC2	LATC1	LATC0	XXXX XXXX	66, 147
LATB	LATB7	LATB6	LATB5	LATB4	LATB3	LATB2	LATB1	LATB0	XXXX XXXX	66, 144
LATA	RDPU	REPU	LATA5	LATA4	LATA3	LATA2	LATA1	LATA0	00xx xxxx	66, 141
PORTJ ⁽⁶⁾	RJ7 ⁽⁵⁾	RJ6 ⁽⁵⁾	RJ5 ⁽⁶⁾	RJ4 ⁽⁶⁾	RJ3 ⁽⁵⁾	RJ2 ⁽⁵⁾	RJ1 ⁽⁵⁾	RJ0 ⁽⁵⁾	XXXX XXXX	66, 162
PORTH ⁽⁶⁾	RH7 ⁽⁶⁾	RH6 ⁽⁶⁾	RH5 ⁽⁶⁾	RH4 ⁽⁶⁾	RH3 ⁽⁶⁾	RH2 ⁽⁶⁾	RH1 ⁽⁶⁾	RH0 ⁽⁶⁾	0000 xxxx	66, 160
PORTG	RG7 ⁽⁵⁾	RG6 ⁽⁵⁾	RG5 ⁽⁵⁾	RG4	RG3 ⁽⁶⁾	RG2 ⁽⁶⁾	RG1 ⁽⁶⁾	RG0 ⁽⁶⁾	111x xxxx	66, 158

TABLE 5-5: REGISTER FILE SUMMARY (PIC18F97J60 FAMILY) (CONTINUED)

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0', q = value depends on condition, r = reserved bit, do not modify. Shaded cells are unimplemented, read as '0'.

Note 1: Bit 7 and bit 6 are cleared by user software or by a POR.

2: Bit 21 of the PC is only available in Serial Programming modes.

3: Reset value is '0' when Two-Speed Start-up is enabled and '1' if disabled.

4: Alternate names and definitions for these bits when the MSSP module is operating in I^2C^{TM} Slave mode.

5: These bits and/or registers are only available in 100-pin devices; otherwise, they are unimplemented and read as '0'. Reset values shown apply only to 100-pin devices.

6: These bits and/or registers are only available in 80-pin and 100-pin devices; in 64-pin devices, they are unimplemented and read as '0'. Reset values are shown for 100-pin devices.

7: In Microcontroller mode, the bits in this register are unwritable and read as '0'.

- 8: PLLEN is only available when either ECPLL or HSPLL Oscillator mode is selected; otherwise, read as '0'.
- 9: Implemented in 100-pin devices in Microcontroller mode only.

TABLE 5-5: REGISTER FILE SUMMARY (PIC18F97J60 FAMILY) (CON
--

TABLE 5-									Values on	Details on
File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	POR, BOR	Page:
PORTF	RF7	RF6	RF5	RF4	RF3	RF2	RF1	RF0 ⁽⁵⁾	0000 0000	66, 155
PORTE	RE7 ⁽⁶⁾	RE6 ⁽⁶⁾	RE5	RE4	RE3	RE2	RE1	RE0	XXXX XXXX	66, 153
PORTD	RD7 ⁽⁵⁾	RD6 ⁽⁵⁾	RD5 ⁽⁵⁾	RD4 ⁽⁵⁾	RD3 ⁽⁵⁾	RD2	RD1	RD0	XXXX XXXX	66, 150
PORTC	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	XXXX XXXX	66, 147
PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	XXXX XXXX	66, 144
PORTA	RJPU ⁽⁶⁾	_	RA5	RA4	RA3	RA2	RA1	RA0	0-0x 0000	66, 141
SPBRGH1	EUSART1 B	aud Rate Gen	erator Registe	er High Byte					0000 0000	66, 310
BAUDCON1	ABDOVF	RCIDL	RXDTP	TXCKP	BRG16	—	WUE	ABDEN	0100 0-00	66, 308
SPBRGH2	EUSART2 B	aud Rate Gen	erator Registe	er High Byte	•			•	0000 0000	66, 310
BAUDCON2	ABDOVF	RCIDL	RXDTP	TXCKP	BRG16	_	WUE	ABDEN	0100 0-00	66, 308
ERDPTH	_	-	—	Buffer Read F	Pointer High B	yte			0 0101	66, 213
ERDPTL	Buffer Read	Pointer Low B	Byte						1111 1010	66, 213
ECCP1DEL	P1RSEN	P1DC6	P1DC5	P1DC4	P1DC3	P1DC2	P1DC1	P1DC0	0000 0000	66, 204
TMR4	Timer4 Regis	ster							0000 0000	66, 183
PR4	Timer4 Perio	od Register							1111 1111	66, 183
T4CON	_	T4OUTPS3	T4OUTPS2	T4OUTPS1	T4OUTPS0	TMR4ON	T4CKPS1	T4CKPS0	-000 0000	66, 183
CCPR4H	Capture/Con	npare/PWM R	egister 4 High	Byte					XXXX XXXX	66, 189
CCPR4L	Capture/Con	npare/PWM R	egister 4 Low	Byte					XXXX XXXX	66, 189
CCP4CON	_	_	DC4B1	DC4B0	CCP4M3	CCP4M2	CCP4M1	CCP4M0	00 0000	67, 185
CCPR5H	Capture/Con	npare/PWM R	egister 5 High	Byte					XXXX XXXX	67, 189
CCPR5L	Capture/Con	npare/PWM R	egister 5 Low	Byte					XXXX XXXX	67, 189
CCP5CON	—	—	DC5B1	DC5B0	CCP5M3	CCP5M2	CCP5M1	CCP5M0	00 0000	67, 185
SPBRG2	EUSART2 B	aud Rate Gen	erator Registe	er Low Byte					0000 0000	67, 310
RCREG2	EUSART2 R	eceive Regist	er						0000 0000	67, 317
TXREG2	EUSART2 T	ransmit Regist	ter						0000 0000	67, 319
TXSTA2	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	0000 0010	67, 306
RCSTA2	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	67, 307
ECCP3AS	ECCP3ASE	ECCP3AS2	ECCP3AS1	ECCP3AS0	PSS3AC1	PSS3AC0	PSS3BD1	PSS3BD0	0000 0000	67, 205
ECCP3DEL	P3RSEN	P3DC6	P3DC5	P3DC4	P3DC3	P3DC2	P3DC1	P3DC0	0000 0000	67, 204
ECCP2AS	ECCP2ASE	ECCP2AS2	ECCP2AS1	ECCP2AS0	PSS2AC1	PSS2AC0	PSS2BD1	PSS2BD0	0000 0000	67, 205
ECCP2DEL	P2RSEN	P2DC6	P2DC5	P2DC4	P2DC3	P2DC2	P2DC1	P2DC0	0000 0000	67, 204
SSP2BUF	MSSP2 Rec	eive Buffer/Tra	ansmit Registe	er	•			•	XXXX XXXX	67, 269
SSP2ADD	MSSP2 Add	ress Register	(I ² C™ Slave n	node), MSSP2	Baud Rate R	eload Register	(I ² C Master n	node)	0000 0000	67, 269
SSP2STAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	0000 0000	67, 260
SSP2CON1	WCOL	SSPOV	SSPEN	СКР	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	67, 261, 271
SSP2CON2	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	0000 0000	67, 272
	GCEN	ACKSTAT	ADMSK5 ⁽⁴⁾	ADMSK4 ⁽⁴⁾	ADMSK3 ⁽⁴⁾	ADMSK2(4)	ADMSK1(4)	SEN	1	
EDATA	Ethernet Tra	nsmit/Receive	Buffer Regist	er (EDATA<7:0					XXXX XXXX	67, 213
EIR	_	PKTIF	DMAIF	LINKIF	TXIF	_	TXERIF	RXERIF	-000 0-00	67, 231
ECON2	AUTOINC	PKTDEC	ETHEN	_	—	_	_	—	100	67, 218
		I KIDLO								51,210

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0', q = value depends on condition, r = reserved bit, do not modify. Shaded cells are unimplemented, read as '0'.

Note 1: Bit 7 and bit 6 are cleared by user software or by a POR.

2: Bit 21 of the PC is only available in Serial Programming modes.

3: Reset value is '0' when Two-Speed Start-up is enabled and '1' if disabled.

4: Alternate names and definitions for these bits when the MSSP module is operating in I^2C^{TM} Slave mode.

5: These bits and/or registers are only available in 100-pin devices; otherwise, they are unimplemented and read as '0'. Reset values shown apply only to 100-pin devices.

6: These bits and/or registers are only available in 80-pin and 100-pin devices; in 64-pin devices, they are unimplemented and read as '0'. Reset values are shown for 100-pin devices.

7: In Microcontroller mode, the bits in this register are unwritable and read as '0'.

8: PLLEN is only available when either ECPLL or HSPLL Oscillator mode is selected; otherwise, read as '0'.

File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Values on POR, BOR	Details on Page:
ESTAT	_	BUFER	_	r	_	RXBUSY	TXABRT	PHYRDY	-0-0 -000	67, 218
EIE	_	PKTIE	DMAIE	LINKIE	TXIE	_	TXERIE	RXERIE	-000 0-00	67, 230
EDMACSH	DMA Checks	sum Register I	ligh Byte	•	•	•		•	0000 0000	67, 255
EDMACSL	DMA Checks	sum Register I	ow Byte						0000 0000	67, 255
EDMADSTH	_	_	_	DMA Destina	tion Register I	High Byte			0 0000	67, 255
EDMADSTL	DMA Destina	ation Register	Low Byte						0000 0000	67, 255
EDMANDH	—	_	_	DMA End Re	gister High By	rte			0 0000	67, 255
EDMANDL	DMA End Re	egister Low By	te						0000 0000	67, 255
EDMASTH	—	_	_	DMA Start Re	egister High B	yte			0 0000	67, 255
EDMASTL	DMA Start R	egister Low B	/te						0000 0000	67, 255
ERXWRPTH	—	_	_	Receive Buffe	er Write Pointe	er High Byte			0 0000	67, 215
ERXWRPTL	Receive Buff	fer Write Point	er Low Byte						0000 0000	67, 215
ERXRDPTH	_	_	_	Receive Buffe	er Read Pointe	er High Byte			0 0101	67, 215
ERXRDPTL	Receive Buff	fer Read Point	er Low Byte						1111 1010	67, 215
ERXNDH	_	_	_	Receive End	Register High	Byte			1 1111	67, 215
ERXNDL	Receive End	Register Low	Byte						1111 1111	67, 215
ERXSTH	_	_	_	Receive Star	t Register Higl	n Byte			0 0101	67, 215
ERXSTL	Receive Star	rt Register Lov	v Byte						1111 1010	67, 215
ETXNDH	_	—	_	Transmit End	Register High	ו Byte			0 0000	68, 216
ETXNDL	Transmit En	d Register Lov	v Byte						0000 0000	68, 216
ETXSTH	_	_	_	Transmit Star	t Register Hig	h Byte			0 0000	68, 216
ETXSTL	Transmit Sta	rt Register Lov	w Byte						0000 0000	68, 216
EWRPTH	_	_	_	Buffer Write F	Pointer High B	yte			0 0000	68, 213
EWRPTL	Buffer Write	Pointer Low B	yte						0000 0000	68, 213
EPKTCNT	Ethernet Pac	cket Count Re	gister						0000 0000	68, 242
ERXFCON	UCEN	ANDOR	CRCEN	PMEN	MPEN	HTEN	MCEN	BCEN	1010 0001	68, 250
EPMOH	_	_	_	Pattern Matc	h Offset Regis	ter High Byte			0 0000	68, 253
EPMOL	Pattern Mato	ch Offset Regis	ster Low Byte						0000 0000	68, 253
EPMCSH	Pattern Mato	ch Checksum I	Register High	Byte					0000 0000	68, 253
EPMCSL	Pattern Mato	ch Checksum I	Register Low	Byte					0000 0000	68, 253
EPMM7	Pattern Mato	h Mask Regis	ter Byte 7						0000 0000	68, 253
EPMM6	Pattern Mato	h Mask Regis	ter Byte 6						0000 0000	68, 253
EPMM5	Pattern Mato	h Mask Regis	ter Byte 5						0000 0000	68, 253
EPMM4	Pattern Mato	h Mask Regis	ter Byte 4						0000 0000	68, 253
EPMM3	Pattern Mato	attern Match Mask Register Byte 3								68, 253
EPMM2	Pattern Mato	Pattern Match Mask Register Byte 2								68, 253
EPMM1	Pattern Mato	attern Match Mask Register Byte 1								
EPMM0	Pattern Mate	h Mask Regis	ter Byte 0						0000 0000	68, 253

TABLE 5-5: REGISTER FILE SUMMARY (PIC18F97J60 FAMILY) (CONTINUED)

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0', q = value depends on condition, r = reserved bit, do not modify. Shaded cells are unimplemented, read as '0'.

Note 1: Bit 7 and bit 6 are cleared by user software or by a POR.

2: Bit 21 of the PC is only available in Serial Programming modes.

3: Reset value is '0' when Two-Speed Start-up is enabled and '1' if disabled.

4: Alternate names and definitions for these bits when the MSSP module is operating in I^2C^{TM} Slave mode.

5: These bits and/or registers are only available in 100-pin devices; otherwise, they are unimplemented and read as '0'. Reset values shown apply only to 100-pin devices.

6: These bits and/or registers are only available in 80-pin and 100-pin devices; in 64-pin devices, they are unimplemented and read as '0'. Reset values are shown for 100-pin devices.

7: In Microcontroller mode, the bits in this register are unwritable and read as '0'.

8: PLLEN is only available when either ECPLL or HSPLL Oscillator mode is selected; otherwise, read as '0'.

File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Values on POR, BOR	Details on Page:	
EHT7	Hash Table	Register Byte	7						0000 0000	68, 249	
EHT6	Hash Table	Register Byte	6						0000 0000	68, 249	
EHT5	Hash Table	Register Byte	5						0000 0000	68, 249	
EHT4	Hash Table	Register Byte		0000 0000	68, 249						
EHT3	Hash Table	Register Byte		0000 0000	68, 249						
EHT2	Hash Table	Register Byte	2						0000 0000	68, 249	
EHT1	Hash Table	Register Byte	1						0000 0000	68, 249	
EHT0	Hash Table	Register Byte	0						0000 0000	68, 249	
MIRDH	MII Read Da	ata Register Hi	gh Byte						0000 0000	68, 222	
MIRDL	MII Read Da	ata Register Lo	ow Byte						0000 0000	68, 222	
MIWRH	MII Write Da	ata Register Hi	gh Byte						0000 0000	68, 222	
MIWRL	MII Write Da	ata Register Lo	w Byte						0000 0000	68, 222	
MIREGADR	_	_	_	MII Address F	Register				0 0000	68, 222	
MICMD	_	_	_	_	_	_	MIISCAN	MIIRD	00	68, 221	
MAMXFLH	Maximum Fi	rame Length F	Register High E	Byte					0000 0110	68, 235	
MAMXFLL	Maximum Fi	rame Length F	Register Low B	yte					0000 0000	68, 235	
MAIPGH	_	MAC Non Ba	ck-to-Back Inte	er-Packet Gap	Register High	Byte			-000 0000	69, 235	
MAIPGL	—	MAC Non Ba	ck-to-Back Inte	er-Packet Gap	Register Low	Byte			-000 0000	69, 235	
MABBIPG	—	BBIPG6	BBIPG5	BBIPG4	BBIPG3	BBIPG2	BBIPG1	BBIPG0	-000 0000	69, 236	
MACON4	—	DEFER	r	r	—		r	r	-00000	69, 221	
MACON3	PADCFG2	PADCFG1	PADCFG0	TXCRCEN	PHDREN	HFRMEN	FRMLNEN	FULDPX	0000 0000	69, 220	
MACON1	—	—	—	r	TXPAUS	RXPAUS	PASSALL	MARXEN	0 0000	69, 219	
EPAUSH	Pause Time	r Value Registe	er High Byte						0001 0000	69, 248	
EPAUSL	Pause Time	r Value Regist	er Low Byte						0000 0000	69, 248	
EFLOCON	—	—	—	—	—	r	FCEN1	FCEN0	000	69, 248	
MISTAT	—	_	_	_	r	NVALID	SCAN	BUSY	0000	69, 222	
MAADR2	MAC Addres	ss Register By	te 2 (MAADR<	<39:32>), OUI	Byte 2				0000 0000	69, 235	
MAADR1	MAC Addres	MAC Address Register Byte 1 (MAADR<47:40>), OUI Byte 1									
MAADR4	MAC Addres	MAC Address Register Byte 4 (MAADR<23:16>)									
MAADR3	MAC Addres	IAC Address Register Byte 3 (MAADR<31:24>), OUI Byte 3									
MAADR6	MAC Addres	ss Register By		0000 0000	69, 235						
MAADR5	MAC Addres	ss Register By	te 5 (MAADR<	<15:8>)					0000 0000	69, 235	

TABLE 5-5: REGISTER FILE SUMMARY (PIC18F97J60 FAMILY) (CONTINUED)

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0', g = value depends on condition, r = reserved bit, do not modify. Shaded cells are unimplemented, read as '0'.

Note 1: Bit 7 and bit 6 are cleared by user software or by a POR.

2: Bit 21 of the PC is only available in Serial Programming modes.

3: Reset value is '0' when Two-Speed Start-up is enabled and '1' if disabled.

4: Alternate names and definitions for these bits when the MSSP module is operating in I²C[™] Slave mode.

5: These bits and/or registers are only available in 100-pin devices; otherwise, they are unimplemented and read as '0'. Reset values shown apply only to 100-pin devices.

6: These bits and/or registers are only available in 80-pin and 100-pin devices; in 64-pin devices, they are unimplemented and read as '0'. Reset values are shown for 100-pin devices.

7: In Microcontroller mode, the bits in this register are unwritable and read as '0'.

8: PLLEN is only available when either ECPLL or HSPLL Oscillator mode is selected; otherwise, read as '0'.

5.3.6 STATUS REGISTER

The STATUS register, shown in Register 5-3, contains the arithmetic status of the ALU. The STATUS register can be the operand for any instruction, as with any other register. If the STATUS register is the destination for an instruction that affects the Z, DC, C, OV or N bits, then the write to these five bits is disabled.

These bits are set or cleared according to the device logic. Therefore, the result of an instruction with the STATUS register as destination may be different than intended. For example, CLRF STATUS will set the Z bit but leave the other bits unchanged. The STATUS

register then reads back as '000u u1uu'. It is recommended, therefore, that only BCF, BSF, SWAPF, MOVFF and MOVWF instructions are used to alter the STATUS register because these instructions do not affect the Z, C, DC, OV or N bits in the STATUS register.

For other instructions not affecting any Status bits, see the instruction set summaries in Table 25-2 and Table 25-3.

Note: The C and DC bits operate as a Borrow and Digit Borrow bit respectively, in subtraction.

REGISTER 5-3: STATUS REGISTER

LEGIST							
U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
	—	—	N	OV	Z	DC ⁽¹⁾	C ⁽²⁾
oit 7							bit (
ogondu							
Legend: R = Read	labla bit	W = Writable	hit		nonted hit rea	d oo 'O'	
	e at POR	'1' = Bit is se		'0' = Bit is cle	nented bit, rea	x = Bit is unkr	
-11 – valu	earron		ι		aieu	X – Bit is uliki	IOWII
bit 7-5	Unimplem	ented: Read as	'O'				
bit 4	(ALU MSb 1 = Result	used for signed a = 1). was negative	rithmetic (2's o	complement). It	indicates whe	ther the result w	vas negative
	0 = Result	was positive					
bit 3	which caus	used for signed a ses the sign bit (b	oit 7 of the resu	ult) to change s	tate.		bit magnitude
		ow occurred for s orflow occurred	igned arithmet	ic (in this arithn	netic operation	1)	
bit 2	Z: Zero bit						
		sult of an arithme sult of an arithme	• •		ero		
bit 1	0	Carry/Borrow bit ⁽¹ , ADDLW, SUBLW		structions:			
		v-out from the 4th ry-out from the 4			curred		
bit 0	C: Carry/B	orrow bit ⁽²⁾					
	For ADDWF	, ADDLW, SUBLW	and SUBWF ins	structions:			
		ry-out from the Mo ry-out from the M					
Note 1: 2:	operand. For rot For Borrow, the	polarity is revers tate (RRF, RLF) ir polarity is revers	nstructions, thi ed. A subtracti	s bit is loaded v on is executed	vith either bit 4 by adding the 2	or bit 3 of the s 2's complement	ource register of the second
	operand. For ro source register.	tate (RRF, RLF) ii	istructions, thi	s dit is loaded v	with either the	nign or low-orde	er dit of the

5.4 Data Addressing Modes

Note:	The execution of some instructions in the
	core PIC18 instruction set are changed
	when the PIC18 extended instruction set is
	enabled. See Section 5.6 "Data Memory
	and the Extended Instruction Set" for
	more information.

While the program memory can be addressed in only one way – through the program counter – information in the data memory space can be addressed in several ways. For most instructions, the addressing mode is fixed. Other instructions may use up to three modes, depending on which operands are used and whether or not the extended instruction set is enabled.

The addressing modes are:

- Inherent
- Literal
- Direct
- Indirect

An additional addressing mode, Indexed Literal Offset, is available when the extended instruction set is enabled (XINST Configuration bit = 1). Its operation is discussed in greater detail in **Section 5.6.1 "Indexed Addressing with Literal Offset**".

5.4.1 INHERENT AND LITERAL ADDRESSING

Many PIC18 control instructions do not need any argument at all. They either perform an operation that globally affects the device, or they operate implicitly on one register. This addressing mode is known as Inherent Addressing. Examples include SLEEP, RESET and DAW.

Other instructions work in a similar way, but require an additional explicit argument in the opcode. This is known as Literal Addressing mode because they require some literal value as an argument. Examples include ADDLW and MOVLW, which respectively, add or move a literal value to the W register. Other examples include CALL and GOTO, which include a 20-bit program memory address.

5.4.2 DIRECT ADDRESSING

Direct Addressing mode specifies all or part of the source and/or destination address of the operation within the opcode itself. The options are specified by the arguments accompanying the instruction.

In the core PIC18 instruction set, bit-oriented and byte-oriented instructions use some version of Direct Addressing by default. All of these instructions include some 8-bit literal address as their Least Significant Byte. This address specifies either a register address in one of the banks of data RAM (Section 5.3.3 "General Purpose Register File") or a location in the Access Bank (Section 5.3.2 "Access Bank") as the data source for the instruction. The Access RAM bit, 'a', determines how the address is interpreted. When 'a' is '1', the contents of the BSR (Section 5.3.1 "Bank Select Register") are used with the address to determine the complete 12-bit address of the register. When 'a' is '0', the address is interpreted as being a register in the Access Bank. Addressing that uses the Access RAM is sometimes also known as Direct Forced Addressing mode.

A few instructions, such as MOVFF, include the entire 12-bit address (either source or destination) in their opcodes. In these cases, the BSR is ignored entirely.

The destination of the operation's results is determined by the destination bit, 'd'. When 'd' is '1', the results are stored back in the source register, overwriting its original contents. When 'd' is '0', the results are stored in the W register. Instructions without the 'd' argument have a destination that is implicit in the instruction. Their destination is either the target register being operated on or the W register.

5.4.3 INDIRECT ADDRESSING

Indirect Addressing mode allows the user to access a location in data memory without giving a fixed address in the instruction. This is done by using File Select Registers (FSRs) as pointers to the locations to be read or written to. Since the FSRs are themselves located in RAM as Special Function Registers, they can also be directly manipulated under program control. This makes FSRs very useful in implementing data structures, such as tables and arrays in data memory.

The registers for Indirect Addressing are also implemented with Indirect File Operands (INDFs) that permit automatic manipulation of the pointer value with auto-incrementing, auto-decrementing or offsetting with another value. This allows for efficient code using loops, such as the example of clearing an entire RAM bank in Example 5-5. It also enables users to perform indexed addressing and other Stack Pointer operations for program memory in data memory.

EXAMPLE 5-5: HOW TO CLEAR RAM (BANK 1) USING INDIRECT ADDRESSING


	LFSR	FSR0, 10)0h ;	
NEXT	CLRF	POSTINC0) ;	Clear INDF
			;	register then
			;	inc pointer
	BTFSS	FSROH, 1	;	All done with
			;	Bank1?
	BRA	NEXT	;	NO, clear next
CONTINUE			;	YES, continue

5.4.3.1 FSR Registers and the INDF Operand

At the core of Indirect Addressing are three sets of registers: FSR0, FSR1 and FSR2. Each represents a pair of 8-bit registers: FSRnH and FSRnL. The four upper bits of the FSRnH register are not used, so each FSR pair holds a 12-bit value. This represents a value that can address the entire range of the data memory in a linear fashion. The FSR register pairs, then, serve as pointers to data memory locations.

Indirect Addressing is accomplished with a set of Indirect File Operands: INDF0 through INDF2. These can be thought of as "virtual" registers; they are mapped in the SFR space but are not physically implemented. Reading or writing to a particular INDF register actually accesses its corresponding FSR register pair. A read from INDF1, for example, reads the data at the address indicated by FSR1H:FSR1L. Instructions that use the INDF registers as operands actually use the contents of their corresponding FSR as a pointer to the instruction's target. The INDF operand is just a convenient way of using the pointer.

Because Indirect Addressing uses a full 12-bit address, data RAM banking is not necessary. Thus, the current contents of the BSR and Access RAM bit have no effect on determining the target address.



5.4.3.2 FSR Registers and POSTINC, POSTDEC, PREINC and PLUSW

In addition to the INDF operand, each FSR register pair also has four additional indirect operands. Like INDF, these are "virtual" registers that cannot be indirectly read or written to. Accessing these registers actually accesses the associated FSR register pair, but also performs a specific action on its stored value. They are:

- POSTDEC: accesses the FSR value, then automatically decrements it by '1' afterwards
- POSTINC: accesses the FSR value, then automatically increments it by '1' afterwards
- PREINC: increments the FSR value by '1', then uses it in the operation
- PLUSW: adds the signed value of the W register (range of -128 to 127) to that of the FSR and uses the new value in the operation

In this context, accessing an INDF register uses the value in the FSR registers without changing them. Similarly, accessing a PLUSW register gives the FSR value offset by the value in the W register; neither value is actually changed in the operation. Accessing the other virtual registers changes the value of the FSR registers.

Operations on the FSRs with POSTDEC, POSTINC and PREINC affect the entire register pair; that is, rollovers of the FSRnL register from FFh to 00h carry over to the FSRnH register. On the other hand, results of these operations do not change the value of any flags in the STATUS register (e.g., Z, N, OV, etc.).

The PLUSW register can be used to implement a form of Indexed Addressing in the data memory space. By manipulating the value in the W register, users can reach addresses that are fixed offsets from pointer addresses. In some applications, this can be used to implement some powerful program control structure, such as software stacks, inside of data memory.

5.4.3.3 Operations by FSRs on FSRs

Indirect Addressing operations that target other FSRs, or virtual registers, represent special cases. For example, using an FSR to point to one of the virtual registers will not result in successful operation. As a specific case, assume that the FSR0H:FSR0L pair contains FE7h, the address of INDF1. Attempts to read the value of the INDF1, using INDF0 as an operand, will return 00h. Attempts to write to INDF1, using INDF0 as the operand, will result in a NOP.

On the other hand, using the virtual registers to write to an FSR pair may not occur as planned. In these cases, the value will be written to the FSR pair but without any incrementing or decrementing. Thus, writing to INDF2 or POSTDEC2 will write the same value to the FSR2H:FSR2L pair.

Since the FSRs are physical registers mapped in the SFR space, they can be manipulated through all direct operations. Users should proceed cautiously when working on these registers, particularly if their code uses Indirect Addressing.

Similarly, operations by Indirect Addressing are generally permitted on all other SFRs. Users should exercise the appropriate caution that they do not inadvertently change settings that might affect the operation of the device.

5.5 Program Memory and the Extended Instruction Set

The operation of program memory is unaffected by the use of the extended instruction set.

Enabling the extended instruction set adds five additional two-word commands to the existing PIC18 instruction set: ADDFSR, CALLW, MOVSF, MOVSS and SUBFSR. These instructions are executed as described in Section 5.2.4 "Two-Word Instructions".

5.6 Data Memory and the Extended Instruction Set

Enabling the PIC18 extended instruction set (XINST Configuration bit = 1) significantly changes certain aspects of data memory and its addressing. Specifically, the use of the Access Bank for many of the core PIC18 instructions is different. This is due to the introduction of a new addressing mode for the data memory space. This mode also alters the behavior of Indirect Addressing using FSR2 and its associated operands.

What does not change is just as important. The size of the data memory space is unchanged, as well as its linear addressing. The SFR map remains the same. Core PIC18 instructions can still operate in both Direct and Indirect Addressing mode; inherent and literal instructions do not change at all. Indirect Addressing with FSR0 and FSR1 also remains unchanged.

5.6.1 INDEXED ADDRESSING WITH LITERAL OFFSET

Enabling the PIC18 extended instruction set changes the behavior of Indirect Addressing using the FSR2 register pair and its associated file operands. Under the proper conditions, instructions that use the Access Bank – that is, most bit-oriented and byte-oriented instructions – can invoke a form of Indexed Addressing using an offset specified in the instruction. This special addressing mode is known as Indexed Addressing with Literal Offset, or Indexed Literal Offset mode.

When using the extended instruction set, this addressing mode requires the following:

- The use of the Access Bank is forced ('a' = 0); and
- The file address argument is less than or equal to 5Fh.

Under these conditions, the file address of the instruction is not interpreted as the lower byte of an address (used with the BSR in Direct Addressing) or as an 8-bit address in the Access Bank. Instead, the value is interpreted as an offset value to an Address Pointer specified by FSR2. The offset and the contents of FSR2 are added to obtain the target address of the operation.

5.6.2 INSTRUCTIONS AFFECTED BY INDEXED LITERAL OFFSET MODE

Any of the core PIC18 instructions that can use Direct Addressing are potentially affected by the Indexed Literal Offset Addressing mode. This includes all byte-oriented and bit-oriented instructions, or almost half of the standard PIC18 instruction set. Instructions that only use Inherent or Literal Addressing modes are unaffected.

Additionally, byte-oriented and bit-oriented instructions are not affected if they use the Access Bank (Access RAM bit is '1') or include a file address of 60h or above. Instructions meeting these criteria will continue to execute as before. A comparison of the different possible addressing modes when the extended instruction set is enabled is shown in Figure 5-10.

Those who desire to use byte-oriented or bit-oriented instructions in the Indexed Literal Offset mode should note the changes to assembler syntax for this mode. This is described in more detail in **Section 25.2.1** "Extended Instruction Syntax".


FIGURE 5-10: COMPARING ADDRESSING OPTIONS FOR BIT-ORIENTED AND BYTE-ORIENTED INSTRUCTIONS (EXTENDED INSTRUCTION SET ENABLED)

EXAMPLE INSTRUCTION: ADDWF, f, d, a (Opcode: 0010 01da ffff ffff)

When a = 0 and $f \ge 60h$:

The instruction executes in Direct Forced mode. 'f' is interpreted as a location in the Access RAM between 060h and FFFh. This is the same as locations F60h to FFFh (Bank 15) of data memory.

Locations below 060h are not available in this addressing mode.




The instruction executes in Indexed Literal Offset mode. 'f' is interpreted as an offset to the address value in FSR2. The two are added together to obtain the address of the target register for the instruction. The address can be anywhere in the data memory space.

Note that in this mode, the correct syntax is now: ADDWF [k], d where 'k' is the same as 'f'.

When a = 1 (all values of f):

The instruction executes in Direct mode (also known as Direct Long mode). 'f' is interpreted as a location in one of the 16 banks of the data memory space. The bank is designated by the Bank Select Register (BSR). The address can be in any implemented bank in the data memory space.




5.6.3 MAPPING THE ACCESS BANK IN INDEXED LITERAL OFFSET MODE

The use of Indexed Literal Offset Addressing mode effectively changes how the lower part of Access RAM (00h to 5Fh) is mapped. Rather than containing just the contents of the bottom part of Bank 0, this mode maps the contents from Bank 0 and a user-defined "window" that can be located anywhere in the data memory space. The value of FSR2 establishes the lower boundary of the addresses mapped into the window, while the upper boundary is defined by FSR2 plus 95 (5Fh). Addresses in the Access RAM above 5Fh are mapped as previously described (see **Section 5.3.2** "**Access Bank**"). An example of Access Bank remapping in this addressing mode is shown in Figure 5-11. Remapping of the Access Bank applies *only* to operations using the Indexed Literal Offset mode. Operations that use the BSR (Access RAM bit is '1') will continue to use Direct Addressing as before. Any indirect or indexed operation that explicitly uses any of the indirect file operands (including FSR2) will continue to operate as standard Indirect Addressing. Any instruction that uses the Access Bank, but includes a register address of greater than 05Fh, will use Direct Addressing and the normal Access Bank map.

5.6.4 BSR IN INDEXED LITERAL OFFSET MODE

Although the Access Bank is remapped when the extended instruction set is enabled, the operation of the BSR remains unchanged. Direct Addressing, using the BSR to select the data memory bank, operates in the same manner as previously described.

FIGURE 5-11: REMAPPING THE ACCESS BANK WITH INDEXED LITERAL OFFSET ADDRESSING



NOTES:

6.0 FLASH PROGRAM MEMORY

The Flash program memory is readable, writable and erasable during normal operation over the entire VDD range.

A read from program memory is executed on one byte at a time. A write to program memory is executed on blocks of 64 bytes at a time. Program memory is erased in blocks of 1024 bytes at a time. A Bulk Erase operation may not be issued from user code.

Writing or erasing program memory will cease instruction fetches until the operation is complete. The program memory cannot be accessed during the write or erase, therefore, code cannot execute. An internal programming timer terminates program memory writes and erases.

A value written to program memory does not need to be a valid instruction. Executing a program memory location that forms an invalid instruction results in a NOP.

6.1 Table Reads and Table Writes

In order to read and write program memory, there are two operations that allow the processor to move bytes between the program memory space and the data RAM:

- Table Read (TBLRD)
- Table Write (TBLWT)

The program memory space is 16 bits wide, while the data RAM space is 8 bits wide. Table reads and table writes move data between these two memory spaces through an 8-bit register (TABLAT).

Table read operations retrieve data from program memory and place it into the data RAM space. Figure 6-1 shows the operation of a table read with program memory and data RAM.

Table write operations store data from the data memory space into holding registers in program memory. The procedure to write the contents of the holding registers into program memory is detailed in **Section 6.5 "Writing to Flash Program Memory"**. Figure 6-2 shows the operation of a table write with program memory and data RAM.

Table operations work with byte entities. A table block containing data, rather than program instructions, is not required to be word-aligned. Therefore, a table block can start and end at any byte address. If a table write is being used to write executable code into program memory, program instructions will need to be word-aligned.

FIGURE 6-1: TABLE READ OPERATION





FIGURE 6-2: TABLE WRITE OPERATION



6.2 Control Registers

Several control registers are used in conjunction with the ${\tt TBLRD}$ and ${\tt TBLWT}$ instructions. These include the:

- EECON1 register
- · EECON2 register
- TABLAT register
- TBLPTR registers

6.2.1 EECON1 AND EECON2 REGISTERS

The EECON1 register (Register 6-1) is the control register for memory accesses. The EECON2 register is not a physical register; it is used exclusively in the memory write and erase sequences. Reading EECON2 will read all '0's.

The FREE bit, when set, will allow a program memory erase operation. When FREE is set, the erase operation is initiated on the next WR command. When FREE is clear, only writes are enabled. The WREN bit, when set, will allow a write operation. On power-up, the WREN bit is clear. The WRERR bit is set in hardware when the WR bit is set, and cleared when the internal programming timer expires and the write operation is complete.

Note: During normal operation, the WRERR is read as '1'. This can indicate that a write operation was prematurely terminated by a Reset, or a write operation was attempted improperly.

The WR control bit initiates write operations. The bit cannot be cleared, only set, in software; it is cleared in hardware at the completion of the write operation.

REGISTER 6-1: EECON1: EEPROM CONTROL REGISTER 1

U-0	U-0	U-0	R/W-0	R/W-x	R/W-0	R/S-0	U-0
—	—	—	FREE	WRERR	WREN	WR	—
bit 7							bit 0

Legend:	S = Settable bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-5	Unimplemented: Read as '0'
bit 4	FREE: Flash Row Erase Enable bit
	 1 = Erase the program memory row addressed by TBLPTR on the next WR command (cleared by completion of erase operation) 0 = Perform write-only
bit 3	WRERR: Flash Program Error Flag bit
	 1 = A write operation is prematurely terminated (any Reset during self-timed programming in normal operation, or an improper write attempt) 0 = The write operation completed
bit 2	WREN: Flash Program Write Enable bit
	 1 = Allows write cycles to Flash program memory 0 = Inhibits write cycles to Flash program memory
bit 1	WR: Write Control bit
	 1 = Initiates a program memory erase cycle or write cycle. (The operation is self-timed and the bit is cleared by hardware once write is complete. The WR bit can only be set (not cleared) in software.) 0 = Write cycle complete
bit 0	Unimplemented: Read as '0'

6.2.2 TABLE LATCH REGISTER (TABLAT)

The Table Latch (TABLAT) is an 8-bit register mapped into the SFR space. The Table Latch register is used to hold 8-bit data during data transfers between program memory and data RAM.

6.2.3 TABLE POINTER REGISTER (TBLPTR)

The Table Pointer (TBLPTR) register addresses a byte within the program memory. The TBLPTR is comprised of three SFR registers: Table Pointer Upper Byte, Table Pointer High Byte and Table Pointer Low Byte (TBLPTRU:TBLPTRH:TBLPTRL). These three registers join to form a 22-bit wide pointer. The low-order 21 bits allow the device to address up to 2 Mbytes of program memory space. The 22nd bit allows access to the Device ID and Configuration bits.

The Table Pointer register, TBLPTR, is used by the TBLRD and TBLWT instructions. These instructions can update the TBLPTR in one of four ways based on the table operation. These operations are shown in Table 6-1. The table operations on the TBLPTR only affect the low-order 21 bits.

6.2.4 TABLE POINTER BOUNDARIES

TBLPTR is used in reads, writes and erases of the Flash program memory.

When a TBLRD is executed, all 22 bits of the TBLPTR determine which byte is read from program memory into TABLAT.


When a TBLWT is executed, the six LSbs of the Table Pointer register (TBLPTR<5:0>) determine which of the 64 program memory holding registers is written to. When the timed write to program memory begins (via the WR bit), the 15 MSbs of the TBLPTR (TBLPTR<20:6>) determine which program memory block of 64 bytes is written to. For more detail, see **Section 6.5 "Writing to Flash Program Memory"**.

When an erase of program memory is executed, the 11 MSbs of the Table Pointer register (TBLPTR<20:10>) point to the 1024-byte block that will be erased. The Least Significant bits (TBLPTR<9:0>) are ignored.

Figure 6-3 describes the relevant boundaries of TBLPTR based on Flash program memory operations.

Example	Operation on Table Pointer
TBLRD* TBLWT*	TBLPTR is not modified
TBLRD*+ TBLWT*+	TBLPTR is incremented after the read/write
TBLRD*- TBLWT*-	TBLPTR is decremented after the read/write
TBLRD+* TBLWT+*	TBLPTR is incremented before the read/write

FIGURE 6-3: TABLE POINTER BOUNDARIES BASED ON OPERATION




6.3 Reading the Flash Program Memory

The TBLRD instruction is used to retrieve data from program memory and places it into data RAM. Table reads from program memory are performed one byte at a time.

TBLPTR points to a byte address in program space. Executing TBLRD places the byte pointed to into TABLAT. In addition, TBLPTR can be modified automatically for the next table read operation.

The internal program memory is typically organized by words. The Least Significant bit of the address selects between the high and low bytes of the word. Figure 6-4 shows the interface between the internal program memory and the TABLAT.

FIGURE 6-4: READS FROM FLASH PROGRAM MEMORY



EXAMPLE 6-1: READING A FLASH PROGRAM MEMORY WORD

	MOVLW MOVWF MOVLW MOVLW MOVLW	CODE_ADDR_UPPER TBLPTRU CODE_ADDR_HIGH TBLPTRH CODE_ADDR_LOW TBLPTRL		Load TBLPTR with the base address of the word
READ_WORD				
	TBLRD*+		;	read into TABLAT and increment
	MOVF	TABLAT, W	;	get data
	MOVWF	WORD_EVEN		
	TBLRD*+		;	read into TABLAT and increment
	MOVFW	TABLAT, W	;	get data
	MOVF	WORD_ODD		

6.4 Erasing Flash Program Memory

The minimum erase block is 1024 bytes. Only through the use of an external programmer, or through ICSP control, can larger blocks of program memory be Bulk Erased. Word Erase in the Flash array is not supported.

When initiating an erase sequence from the microcontroller itself, a block of 1024 bytes of program memory is erased. The Most Significant 11 bits of the TBLPTR<20:10> point to the block being erased. TBLPTR<9:0> are ignored.

The EECON1 register commands the erase operation. The WREN bit must be set to enable write operations. The FREE bit is set to select an erase operation.

For protection, the write initiate sequence for EECON2 must be used.

A long write is necessary for erasing the internal Flash. Instruction execution is halted while in a long write cycle. The long write will be terminated by the internal programming timer. An on-chip timer controls the erase time. The write/erase voltages are generated by an on-chip charge pump, rated to operate over most of the voltage range of the device. See parameter D132B (VPEW) for specific limits.

6.4.1 FLASH PROGRAM MEMORY ERASE SEQUENCE

The sequence of events for erasing a block of internal program memory location is:

- 1. Load Table Pointer register with address of row being erased.
- 2. Set the EECON1 register for the erase operation:
 - set WREN bit to enable writes;
 - set FREE bit to enable the erase.
- 3. Disable interrupts.
- 4. Write 55h to EECON2.
- 5. Write 0AAh to EECON2.
- 6. Set the WR bit. This will begin the Row Erase cycle.
- 7. The CPU will stall for duration of the erase.
- 8. Re-enable interrupts.

EXAMPLE 6-2: ERASING A FLASH PROGRAM MEMORY ROW

	MOVLW MOVWF MOVLW MOVWF MOVLW MOVWF	CODE_ADDR_UPPER TBLPTRU CODE_ADDR_HIGH TBLPTRH CODE_ADDR_LOW TBLPTRL	; load TBLPTR with the base ; address of the memory block
ERASE_ROW	DOF	FECON1 MDEN	· onable unite to memory
	BSF	EECON1, WREN	; enable write to memory
	BSF	EECON1, FREE	; enable Row Erase operation
	BCF	INTCON, GIE	; disable interrupts
Required	MOVLW	55h	
Sequence	MOVWF	EECON2	; write 55h
	MOVLW	0AAh	
	MOVWF	EECON2	; write OAAh
	BSF	EECON1, WR	; start erase (CPU stall)
	BSF	INTCON, GIE	; re-enable interrupts

6.5 Writing to Flash Program Memory

The minimum programming block is 32 words or 64 bytes. Word or byte programming is not supported.

Table writes are used internally to load the holding registers needed to program the Flash memory. There are 64 holding registers used by the table writes for programming.

Since the Table Latch (TABLAT) is only a single byte, the TBLWT instruction may need to be executed 64 times for each programming operation. All of the table write operations will essentially be short writes because only the holding registers are written. At the end of updating the 64 holding registers, the EECON1 register must be written to in order to start the programming operation with a long write.

The long write is necessary for programming the internal Flash. Instruction execution is halted while in a long write cycle. The long write will be terminated by the internal programming timer.

An on-chip timer controls the write time. The write/erase voltages are generated by an on-chip charge pump, rated to operate over most of the voltage range of the device. See parameter D132B (VPEW) for specific limits.

- Note 1: Unlike previous PIC MCU devices, members of the PIC18F97J60 family do not reset the holding registers after a write occurs. The holding registers must be cleared or overwritten before a programming sequence.
 - 2: To maintain the endurance of the program memory cells, each Flash byte should not be programmed more than one time between erase operations. Before attempting to modify the contents of the target cell a second time, a Row Erase of the target row, or a Bulk Erase of the entire memory, must be performed.




FIGURE 6-5: TABLE WRITES TO FLASH PROGRAM MEMORY

6.5.1 FLASH PROGRAM MEMORY WRITE SEQUENCE

The sequence of events for programming an internal program memory location should be:

- 1. If the section of program memory to be written to has been programmed previously, then the memory will need to be erased before the write occurs (see Section 6.4.1 "Flash Program Memory Erase Sequence").
- 2. Write the 64 bytes into the holding registers with auto-increment.
- 3. Set the WREN bit to enable byte writes.
- 4. Disable interrupts.

- 5. Write 55h to EECON2.
- 6. Write AAh to EECON2.
- 7. Set the WR bit. This will begin the write cycle.
- 8. The CPU will stall for duration of the write.
- 9. Re-enable interrupts.
- 10. Verify the memory (table read).

An example of the required code is shown in Example 6-3.

Note: Before setting the WR bit, the Table Pointer address needs to be within the intended address range of the 64 bytes in the holding register.

	EXAMPLE 6-3:	WRITING TO FLASH PROGRAM MEMORY
--	--------------	---------------------------------

	MOVLW MOVWF MOVLW MOVLW MOVLW	CODE_ADDR_UPPER TBLPTRU CODE_ADDR_HIGH TBLPTRH CODE_ADDR_LOW TBLPTRL	; Load TBLPTR with the base ; address of the memory block
ERASE_BLOCK			
	BSF	EECON1, WREN	; enable write to memory
	BSF	EECON1, FREE	; enable Row Erase operation
	BCF	INTCON, GIE	; disable interrupts
	MOVLW	55h	-
	MOVWF	EECON2	; write 55h
	MOVLW	0AAh	,
	MOVWF	EECON2	; write OAAh
	BSF	EECON1, WR	; start erase (CPU stall)
	BSF	INTCON, GIE	; re-enable interrupts
	MOVLW	D'16'	, le enable incellupes
	MOVWF		; Need to write 16 blocks of 64 to write
	MOVWE	WRITE_COUNTER	
			; one erase block of 1024
RESTART_BUFFER	MOLTE	DICAL	
	MOVLW	D'64'	
	MOVWF	COUNTER	
	MOVLW		; point to buffer
	MOVWF	FSROH	
	MOVLW	BUFFER_ADDR_LOW	
	MOVWF	FSROL	
FILL_BUFFER			
	• • •		; read the new data from I2C, SPI,
			; PSP, USART, etc.
WRITE_BUFFER		54.64	
	MOVLW	D'64	; number of bytes in holding register
	MOVWF	COUNTER	
WRITE_BYTE_TO_HREGS			
	MOVFF	POSTINCO, WREG	; get low byte of buffer data
	MOVWF	TABLAT	; present data to table latch
	TBLWT+*		; write data, perform a short write
			; to internal TBLWT holding register.
	DECFSZ	COUNTER	; loop until buffers are full
	BRA	WRITE_BYTE_TO_HREGS	
PROGRAM_MEMORY			
	BSF	EECON1, WREN	; enable write to memory
	BCF	INTCON, GIE	; disable interrupts
	MOVLW	55h	
Required	MOVWF	EECON2	; write 55h
Sequence	MOVLW	0AAh	
	MOVWF	EECON2	; write OAAh
	BSF	EECON1, WR	; start program (CPU stall)
	BSF	INTCON, GIE	; re-enable interrupts
	BCF	EECON1, WREN	; disable write to memory
	DECFSZ	WRITE_COUNTER	; done with one write cycle
	BRA	RESTART_BUFFER	; if not done replacing the erase block
		—	

6.5.2 WRITE VERIFY

Depending on the application, good programming practice may dictate that the value written to the memory should be verified against the original value. This should be used in applications where excessive writes can stress bits near the specification limit.

6.5.3 UNEXPECTED TERMINATION OF WRITE OPERATION

If a write is terminated by an unplanned event, such as loss of power or an unexpected Reset, the memory location just programmed should be verified and reprogrammed if needed. If the write operation is interrupted by a MCLR Reset, or a WDT Time-out Reset during normal operation, the user can check the WRERR bit and rewrite the location(s) as needed.

6.5.4 PROTECTION AGAINST SPURIOUS WRITES

To protect against spurious writes to Flash program memory, the write initiate sequence must also be followed. See **Section 24.0** "**Special Features of the CPU**" for more details.

6.6 Flash Program Operation During Code Protection

See Section 24.6 "Program Verification and Code Protection" for details on code protection of Flash program memory.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page:
TBLPTRU	bit 21 Program Memory Table Pointer Upper Byte (TBLPTR<20:16>)								63
TBPLTRH	Program Memory Table Pointer High Byte (TBLPTR<15:8>)						63		
TBLPTRL	Program Memory Table Pointer Low Byte (TBLPTR<7:0>)							63	
TABLAT	Program Memory Table Latch						63		
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	63
EECON2	EEPROM Control Register 2 (not a physical register)						65		
EECON1	_	_		FREE	WRERR	WREN	WR	_	65

TABLE 6-2: REGISTERS ASSOCIATED WITH PROGRAM FLASH MEMORY

Legend: — = unimplemented, read as '0'. Shaded cells are not used during Flash/EEPROM access.

NOTES:

7.0 EXTERNAL MEMORY BUS

Note:	The	external	m	emory	bus	is	not
	imple	mented	on	64-pin	and	80)-pin
	devic	es.					

The External Memory Bus (EMB) allows the device to access external memory devices (such as Flash, EPROM, SRAM, etc.) as program or data memory. It supports both 8 and 16-Bit Data Width modes, and three address widths of up to 20 bits.

The bus is implemented with 28 pins, multiplexed across four I/O ports. Three ports (PORTD, PORTE and PORTH) are multiplexed with the address/data bus for a total of 20 available lines, while PORTJ is multiplexed with the bus control signals.

A list of the pins and their functions is provided in Table 7-1.

Name	Port	Bit	External Memory Bus Function	
RD0/AD0	PORTD	0	Address bit 0 or Data bit 0	
RD1/AD1	PORTD	1	Address bit 1 or Data bit 1	
RD2/AD2	PORTD	2	Address bit 2 or Data bit 2	
RD3/AD3	PORTD	3	Address bit 3 or Data bit 3	
RD4/AD4	PORTD	4	Address bit 4 or Data bit 4	
RD5/AD5	PORTD	5	Address bit 5 or Data bit 5	
RD6/AD6	PORTD	6	Address bit 6 or Data bit 6	
RD7/AD7	PORTD	7	Address bit 7 or Data bit 7	
RE0/AD8	PORTE	0	Address bit 8 or Data bit 8	
RE1/AD9	PORTE	1	Address bit 9 or Data bit 9	
RE2/AD10	PORTE	2	Address bit 10 or Data bit 10	
RE3/AD11	PORTE	3	Address bit 11 or Data bit 11	
RE4/AD12	PORTE	4	Address bit 12 or Data bit 12	
RE5/AD13	PORTE	5	Address bit 13 or Data bit 13	
RE6/AD14	PORTE	6	Address bit 14 or Data bit 14	
RE7/AD15	PORTE	7	Address bit 15 or Data bit 15	
RH0/A16	PORTH	0	Address bit 16	
RH1/A17	PORTH	1	Address bit 17	
RH2/A18	PORTH	2	Address bit 18	
RH3/A19	PORTH	3	Address bit 19	
RJ0/ALE	PORTJ	0	Address Latch Enable (ALE) Control bit	
RJ1/OE	PORTJ	1	Output Enable (OE) Control bit	
RJ2/WRL	PORTJ	2	Write Low (WRL) Control bit	
RJ3/WRH	PORTJ	3	Write High (WRH) Control bit	
RJ4/BA0	PORTJ	4	Byte Address (BA0) bit 0	
RJ5/CE	PORTJ	5	Chip Enable (CE) Control bit	
RJ6/LB	PORTJ	6	Lower Byte Enable (LB) Control bit	
RJ7/UB	PORTJ	7	Upper Byte Enable (UB) Control bit	

TABLE 7-1:	PIC18F96J60/96J65/97J60 EXTERNAL MEMORY BUS – I/O PORT FUNCTIONS
------------	--

Note: For the sake of clarity, only I/O port and external bus assignments are shown here. One or more additional multiplexed features may be available on some pins.

7.1 External Memory Bus Control

The operation of the interface is controlled by the MEMCON register (Register 7-1). This register is available in all program memory operating modes except Microcontroller mode. In this mode, the register is disabled and cannot be written to.

The EBDIS bit (MEMCON<7>) controls the operation of the bus and related port functions. Clearing EBDIS enables the interface and disables the I/O functions of the ports, as well as any other functions multiplexed to those pins. Setting the bit enables the I/O ports and other functions, but allows the interface to override everything else on the pins when an external memory operation is required. By default, the external bus is always enabled and disables all other I/Os. The operation of the EBDIS bit is also influenced by the program memory mode being used. This is discussed in more detail in Section 7.5 "Program Memory Modes and the External Memory Bus".

The WAIT bits allow for the addition of wait states to external memory operations. The use of these bits is discussed in **Section 7.3 "Wait States**".

The WM bits select the particular operating mode used when the bus is operating in 16-Bit Data Width mode. These operating modes are discussed in more detail in **Section 7.6 "16-Bit Data Width Modes"**. The WM bits have no effect when an 8-Bit Data Width mode is selected.

REGISTER 7-1: MEMCON: EXTERNAL MEMORY BUS CONTROL REGISTER

R/W-0	U-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0
EBDIS	—	WAIT1	WAIT0	—	—	WM1	WM0
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, reac	l as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			

bit 7	EBDIS: External Bus Disable bit
	 1 = External bus enabled when microcontroller accesses external memory; otherwise, all external bus drivers are mapped as I/O ports
	0 = External bus always enabled, I/O ports are disabled
bit 6	Unimplemented: Read as '0'
bit 5-4	WAIT1:WAIT0: Table Reads and Writes Bus Cycle Wait Count bits
	11 = Table reads and writes will wait 0 Tcy
	10 = Table reads and writes will wait 1 Tcy
	01 = Table reads and writes will wait 2 Tcy
	00 = Table reads and writes will wait 3 TCY
bit 3-2	Unimplemented: Read as '0'
bit 1-0	WM1:WM0: TBLWT Operation with 16-Bit Data Bus Width Select bits
	1x = Word Write mode: WRH active when TABLAT is written to and TBLPTR contains an odd
	address. When TBLPTR contains an even address, writing to TABLAT loads a holding latch with the value written.
	01 = Byte Select mode: TABLAT data copied on both MSB and LSB; \overline{WRH} and $(\overline{UB} \text{ or } \overline{LB})$
	00 = Byte Write mode: TABLAT data copied on both MSB and LSB; WRH or WRL will activate

7.2 Address and Data Width

The PIC18F97J60 family of devices can be independently configured for different address and data widths on the same memory bus. Both address and data widths are set by Configuration bits in the CONFIG3L register. As Configuration bits, this means that these options can only be configured by programming the device and are not controllable in software.

The BW bit selects an 8-bit or 16-bit data bus width. Setting this bit (default) selects a data width of 16 bits.

The EMB1:EMB0 bits determine both the program memory operating mode and the address bus width. The available options are 20-bit, 16-bit and 12-bit, as well as the default Microcontroller mode (external bus disabled). Selecting a 16-bit or 12-bit width makes a corresponding number of high-order lines available for I/O functions. These pins are no longer affected by the setting of the EBDIS bit. For example, selecting a 16-Bit Addressing mode (EMB1:EMB0 = 01) disables A19:A16 and allows the PORTH<3:0> bits to function without interruptions from the bus. Using the smaller address widths allows users to tailor the memory bus to the size of the external memory space for a particular design while freeing up pins for dedicated I/O operation.

Because the EMB bits have the effect of disabling pins for memory bus operations, it is important to always select an address width at least equal to the data width. If a 12-bit address width is used with a 16-bit data width, the upper four bits of data will not be available on the bus.

All combinations of address and data widths require multiplexing of address and data information on the same lines. The address and data multiplexing, as well as I/O ports made available by the use of smaller address widths, are summarized in Table 7-2.

7.2.1 ADDRESS SHIFTING ON THE EXTERNAL BUS

By default, the address presented on the external bus is the value of the PC. In practical terms, this means that addresses in the external memory device below the top of on-chip memory are unavailable to the microcontroller. To access these physical locations, the glue logic between the microcontroller and the external memory must somehow translate addresses.

To simplify the interface, the external bus offers an extension of Extended Microcontroller mode that automatically performs address shifting. This feature is controlled by the EASHFT Configuration bit. Setting this bit offsets addresses on the bus by the size of the microcontroller's on-chip program memory and sets the bottom address at 0000h. This allows the device to use the entire range of physical addresses of the external memory.

7.2.2 21-BIT ADDRESSING

As an extension of 20-bit address width operation, the external memory bus can also fully address a 2-Mbyte memory space. This is done by using the Bus Address (BA0) bit 0 control line as the Least Significant bit of the address. The UB and LB control signals may also be used with certain memory devices to select the upper and lower bytes within a 16-bit wide data word.

This addressing mode is available in both 8-Bit Data Width and certain 16-Bit Data Width modes. Additional details are provided in Section 7.6.3 "16-Bit Byte Select Mode" and Section 7.7 "8-Bit Data Width Mode".

Data Width	Address Width	Multiplexed Data and Address Lines (and corresponding ports)	Address Only Lines (and corresponding ports)	Ports Available for I/O
	12-bit		AD11:AD8 (PORTE<3:0>)	PORTE<7:4>, All of PORTH
8-bit	16-bit	AD7:AD0 (PORTD<7:0>)	AD15:AD8 (PORTE<7:0>)	All of PORTH
	20-bit		A19:A16, AD15:AD8 (PORTH<3:0>, PORTE<7:0>)	—
	16-bit	AD15:AD0	—	All of PORTH
16-bit	20-bit	(PORTD<7:0>, PORTE<7:0>)	A19:A16 (PORTH<3:0>)	—

TABLE 7-2: ADDRESS AND DATA LINES FOR DIFFERENT ADDRESS AND DATA WIDTHS

7.3 Wait States

While it may be assumed that external memory devices will operate at the microcontroller clock rate, this is often not the case. In fact, many devices require longer times to write or retrieve data than the time allowed by the execution of table read or table write operations.

To compensate for this, the external memory bus can be configured to add a fixed delay to each table operation using the bus. Wait states are enabled by setting the WAIT Configuration bit. When enabled, the amount of delay is set by the WAIT1:WAIT0 bits (MEMCON<5:4>). The delay is based on multiples of microcontroller instruction cycle time and are added following the instruction cycle when the table operation is executed. The range is from no delay to 3 Tcy (default value).

7.4 Port Pin Weak Pull-ups

With the exception of the upper address lines, A19:A16, the pins associated with the external memory bus are equipped with weak pull-ups. The pull-ups are controlled by bits located at LATA<7:6> and PORTA<7>. They are named RDPU, REPU and RJPU and control pull-ups on PORTD, PORTE and PORTJ, respectively. Setting one of these bits enables the corresponding pull-ups for that port. All pull-ups are disabled by default on all device Resets.

In Extended Microcontroller mode, the port pull-ups can be useful in preserving the memory state on the external bus while the bus is temporarily disabled (EBDIS = 1).

7.5 Program Memory Modes and the External Memory Bus

The PIC18F97J60 family of devices is capable of operating in one of two program memory modes, using combinations of on-chip and external program memory. The functions of the multiplexed port pins depend on the program memory mode selected, as well as the setting of the EBDIS bit.

In **Microcontroller Mode**, the bus is not active and the pins have their port functions only. Writes to the MEMCOM register are not permitted. The Reset value of EBDIS ('0') is ignored and the EMB pins behave as I/O ports.

In **Extended Microcontroller Mode**, the external program memory bus shares I/O port functions on the pins. When the device is fetching, or doing table read/table write operations on the external program memory space, the pins will have the external bus function.

If the device is fetching and accessing internal program memory locations only, the EBDIS control bit will change the pins from external memory to I/O port functions. When EBDIS = 0, the pins function as the external bus. When EBDIS = 1, the pins function as I/O ports.

If the device fetches or accesses external memory while EBDIS = 1, the pins will switch to the external bus. If the EBDIS bit is set by a program executing from external memory, the action of setting the bit will be delayed until the program branches into the internal memory. At that time, the pins will change from external bus to I/O ports.

If the device is executing out of internal memory when EBDIS = 0, the memory bus address/data and control pins will not be active. They will go to a state where the active address/data pins are tri-state; the \overline{CE} , \overline{OE} , \overline{WRH} , \overline{WRL} , \overline{UB} and \overline{LB} signals are '1' and ALE and BA0 are '0'. Note that only those pins associated with the current address width are forced to tri-state; the other pins continue to function as I/O. In the case of 16-bit address width, for example, only AD<15:0> (PORTD and PORTE) are affected; A19:A16 (PORTH<3:0>) continue to function as I/O.

In all external memory modes, the bus takes priority over any other peripherals that may share pins with it. This includes the Parallel Slave Port and serial communication modules which would otherwise take priority over the I/O port.

7.6 16-Bit Data Width Modes

In 16-Bit Data Width mode, the external memory interface can be connected to external memories in three different configurations:

- 16-Bit Byte Write
- 16-Bit Word Write
- 16-Bit Byte Select

The configuration to be used is determined by the WM1:WM0 bits in the MEMCON register (MEMCON<1:0>). These three different configurations allow the designer maximum flexibility in using both 8-bit and 16-bit devices with 16-bit data.


For all 16-Bit Data Width modes, the Address Latch Enable (ALE) pin indicates that the address bits, AD<15:0>, are available on the external memory interface bus. Following the address latch, the Output Enable signal (\overline{OE}) will enable both bytes of program memory at once to form a 16-bit instruction word. The Chip Enable signal (\overline{CE}) is active at any time that the microcontroller accesses external memory, whether reading or writing. It is inactive (asserted high) whenever the device is in Sleep mode.

In Byte Select mode, JEDEC standard Flash memories will require BA0 for the byte address line and one I/O line to select between Byte and Word mode. The other 16-Bit Data Width modes do not need BA0. JEDEC standard, static RAM memories will use the UB or LB signals for byte selection.

7.6.1 16-BIT BYTE WRITE MODE

Figure 7-1 shows an example of 16-Bit Byte Write mode for PIC18F97J60 family devices. This mode is used for two separate 8-bit memories connected for 16-bit operation. This generally includes basic EPROM and Flash devices. It allows table writes to byte-wide external memories. During a TBLWT instruction cycle, the TABLAT data is presented on the upper and lower bytes of the AD15:AD0 bus. The appropriate WRH or WRL control line is strobed on the LSb of the TBLPTR.






7.6.2 16-BIT WORD WRITE MODE

Figure 7-2 shows an example of 16-Bit Word Write mode for PIC18F97J60 family devices. This mode is used for word-wide memories which include some of the EPROM and Flash type memories. This mode allows opcode fetches and table reads from all forms of 16-bit memory, and table writes to any type of word-wide external memories. This method makes a distinction between TBLWT cycles to even or odd addresses.

During a TBLWT cycle to an even address (TBLPTR<0> = 0), the TABLAT data is transferred to a holding latch and the external address data bus is tri-stated for the data portion of the bus cycle. No write signals are activated.

During a TBLWT cycle to an odd address (TBLPTR<0> = 1), the TABLAT data is presented on the upper byte of the AD15:AD0 bus. The contents of the holding latch are presented on the lower byte of the AD15:AD0 bus.

<u>The WRH</u> signal is strobed for each write cycle; the WRL pin is unused. The signal on the BA0 pin indicates the LSb of the TBLPTR but it is left unconnected. Instead, the UB and LB signals are active to select both bytes. The obvious limitation to this method is that the table write must be done in pairs on a specific word boundary to correctly write a word location.






7.6.3 16-BIT BYTE SELECT MODE

Figure 7-3 shows an example of 16-Bit Byte Select mode. This mode allows table write operations to word-wide external memories with byte selection capability. This generally includes both word-wide Flash and SRAM devices.

During a TBLWT cycle, the TABLAT data is presented on the upper and lower byte of the AD15:AD0 bus. The WRH signal is strobed for each write cycle; the WRL pin is not used. The BA0 or UB/LB signals are used to select the byte to be written based on the Least Significant bit of the TBLPTR register.

Flash and SRAM devices use different control signal combinations to implement Byte Select mode. JEDEC standard Flash memories require that a controller I/O port pin be connected to the memory's BYTE/WORD pin to provide the select signal. They also use the BA0 signal from the controller as a byte address. JEDEC standard, static RAM memories, on the other hand, use the UB or LB signals to select the byte.





7.6.4 16-BIT MODE TIMING

The presentation of control signals on the external memory bus is different for the various operating modes. Typical signal timing diagrams are shown in Figure 7-4 and Figure 7-5.







FIGURE 7-5: EXTERNAL MEMORY BUS TIMING FOR SLEEP (EXTENDED MICROCONTROLLER MODE)



7.7 8-Bit Data Width Mode

In 8-Bit Data Width mode, the external memory bus operates only in Multiplexed mode; that is, data shares the eight Least Significant bits of the address bus.

Figure 7-6 shows an example of 8-Bit Multiplexed mode for 100-pin devices. This mode is used for a single 8-bit memory connected for 16-bit operation. The instructions will be fetched as two 8-bit bytes on a shared data/address bus. The two bytes are sequentially fetched within one instruction cycle (Tcr). Therefore, the designer must choose external memory devices according to timing calculations based on 1/2 Tcr (2 times the instruction rate). For proper memory speed selection, glue logic propagation delay times must be considered, along with setup and hold times.

The Address Latch Enable (ALE) pin indicates that the address bits, AD<15:0>, are available on the external memory interface bus. The Output Enable signal (\overline{OE})

will enable one byte of program memory for a portion of the instruction cycle, then BA0 will change and the second byte will be enabled to form the 16-bit instruction word. The Least Significant bit of the address, BA0, must be connected to the memory devices in this mode. The Chip Enable signal (\overline{CE}) is active at any time that the microcontroller accesses external memory, whether reading or writing. It is inactive (asserted high) whenever the device is in Sleep mode.

This process generally includes basic EPROM and Flash devices. It allows table writes to byte-wide external memories.

During a TBLWT instruction cycle, the TABLAT data is presented on the upper and lower bytes of the AD15:AD0 bus. The appropriate level of the BA0 control line is strobed on the LSb of the TBLPTR.




FIGURE 7-6: 8-BIT MULTIPLEXED MODE EXAMPLE

7.7.1 8-BIT MODE TIMING

The presentation of control signals on the external memory bus is different for the various operating modes. Typical signal timing diagrams are shown in Figure 7-7 and Figure 7-8.





FIGURE 7-7: EXTERNAL MEMORY BUS TIMING FOR TBLRD (EXTENDED MICROCONTROLLER MODE)

FIGURE 7-8: EXTERNAL MEMORY BUS TIMING FOR SLEEP (EXTENDED MICROCONTROLLER MODE)



7.8 Operation in Power-Managed Modes

In alternate power-managed Run modes, the external bus continues to operate normally. If a clock source with a lower speed is selected, bus operations will run at that speed. In these cases, excessive access times for the external memory may result if wait states have been enabled and added to external memory operations. If operations in a lower power Run mode are anticipated, user applications should provide memory access time adjustments at the lower clock speeds. In Sleep and Idle modes, the microcontroller core does not need to access data; bus operations are suspended. The state of the external bus is frozen, with the address/data pins and most of the control pins holding at the same state they were in when the mode was invoked. The only potential changes are the \overline{CE} , \overline{LB} and \overline{UB} pins, which are held at logic high.

NOTES:

8.0 8 x 8 HARDWARE MULTIPLIER

8.1 Introduction

All PIC18 devices include an 8 x 8 hardware multiplier as part of the ALU. The multiplier performs an unsigned operation and yields a 16-bit result that is stored in the product register pair, PRODH:PRODL. The multiplier's operation does not affect any flags in the STATUS register.

Making multiplication a hardware operation allows it to be completed in a single instruction cycle. This has the advantages of higher computational throughput and reduced code size for multiplication algorithms and allows the PIC18 devices to be used in many applications previously reserved for digital signal processors. A comparison of various hardware and software multiply operations, along with the savings in memory and execution time, is shown in Table 8-1.

8.2 Operation

Example 8-1 shows the instruction sequence for an 8×8 unsigned multiplication. Only one instruction is required when one of the arguments is already loaded in the WREG register.

Example 8-2 shows the sequence to do an 8 x 8 signed multiplication. To account for the sign bits of the arguments, each argument's Most Significant bit (MSb) is tested and the appropriate subtractions are done.

EXAMPLE 8-1: 8 x 8 UNSIGNED MULTIPLY ROUTINE

MOVF	ARG1, W	;
MULWF	ARG2	; ARG1 * ARG2 ->
		; PRODH:PRODL

EXAMPLE 8-2: 8 x 8 SIGNED MULTIPLY ROUTINE

		COUTINE	
MOVF	ARG1, W		
MULWF	ARG2	; ARG1 * ARG2 ·	->
		; PRODH:PRODL	
BTFSC	ARG2, SB	; Test Sign Bi	t
SUBWF	PRODH, F	; PRODH = PROD	Н
		; – AR	31
MOVF	ARG2, W		
BTFSC	ARG1, SB	; Test Sign Bi	t
SUBWF	PRODH, F	; PRODH = PROD	H
		; - AR	G2

		Program	Cycles	Time			
Routine	Multiply Method	Memory (Words)	(Max)	@ 40 MHz	@ 10 MHz	@ 4 MHz	
0 x 0 unsigned	Without hardware multiply	13	69	6.9 μs	27.6 μs	69 μs	
8 x 8 unsigned	Hardware multiply	1	1	100 ns	400 ns	1 μs	
	Without hardware multiply	33	91	9.1 μs	36.4 μs	91 μs	
8 x 8 signed	Hardware multiply	6	6	600 ns	2.4 μs	6 μs	
16 x 16 uppigpod	Without hardware multiply	21	242	24.2 μs	96.8 μs	242 μs	
16 x 16 unsigned	Hardware multiply	28	28	2.8 μs	11.2 μs	28 μs	
16 x 16 signed	Without hardware multiply	52	254	25.4 μs	102.6 μs	254 μs	
16 x 16 signed	Hardware multiply	35	40	4.0 μs	16.0 μs	40 μs	

TABLE 8-1: PERFORMANCE COMPARISON FOR VARIOUS MULTIPLY OPERATIONS

Example 8-3 shows the sequence to do a 16 x 16 unsigned multiplication. Equation 8-1 shows the algorithm that is used. The 32-bit result is stored in four registers (RES3:RES0).

EQUATION 8-1: 16 x 16 UNSIGNED MULTIPLICATION ALGORITHM

RES3:RES0	=	ARG1H:ARG1L • ARG2H:ARG2L (ARG1H • ARG2H • 2^{16}) + (ARG1H • ARG2L • 2^{8}) + (ARG1L • ARG2H • 2^{8}) + (ARG1L • ARG2L)
		$(ARG1L \bullet ARG2L)$

EXAMPLE 8-3: 16 x 16 UNSIGNED MULTIPLY ROUTINE

М	OVF	ARG1L,	W		
	ULWF			;	ARG1L * ARG2L->
				;	PRODH:PRODL
М	OVFF	PRODH,	RES1	;	
М	OVFF	PRODL,	res0	;	
;					
М	OVF	ARG1H,	W		
М	ULWF	ARG2H		;	ARG1H * ARG2H->
				;	PRODH:PRODL
М	OVFF	PRODH,	RES3	;	
М	OVFF	PRODL,	RES2	;	
;					
М	OVF	ARG1L,	W		
M	ULWF	ARG2H		;	ARG1L * ARG2H->
				;	PRODH:PRODL
M	OVF	PRODL,	W	;	
A	DDWF	RES1, E			Add cross
		PRODH,		;	products
A	DDWFC	RES2, E	7	;	
-		WREG		;	
A	DDWFC	RES3, E	7	;	
;					
		ARG1H,		;	
M	ULWF	ARG2L			ARG1H * ARG2L->
				;	PRODH:PRODL
		PRODL,		;	
		RES1, F			Add cross
					products
		RES2, E	7	;	
	LRF			;	
A	DDWFC	RES3, E	7	;	

Example 8-4 shows the sequence to do a 16 x 16 signed multiply. Equation 8-2 shows the algorithm used. The 32-bit result is stored in four registers (RES3:RES0). To account for the sign bits of the arguments, the MSb for each argument pair is tested and the appropriate subtractions are done.

EQUATION 8-2: 16 x 16 SIGNED MULTIPLICATION ALGORITHM

$RES3:RES0 = ARG1H:ARG1L \bullet ARG2H:ARG2L$
$= (ARG1H \bullet ARG2H \bullet 2^{16}) +$
$(ARG1H \bullet ARG2L \bullet 2^8) +$
$(ARG1L \bullet ARG2H \bullet 2^8) +$
$(ARG1L \bullet ARG2L) +$
$(-1 \bullet ARG2H < 7 \ge \bullet ARG1H:ARG1L \bullet 2^{16}) +$
$(-1 \bullet ARG1H \le 7 \ge \bullet ARG2H:ARG2L \bullet 2^{16})$

EXAMPLE 8-4: 16 x 16 SIGNED MULTIPLY ROUTINE

		MOL	
	MOVF	ARG1L, W	
	MULWF	ARG2L	; ARG1L * ARG2L ->
			; PRODH:PRODL
	MOVFF	PRODH, RES1	;
	MOVFF	PRODL, RESO	
;			
	MOVF	ARG1H, W	
	MULWF	ARG2H	; ARG1H * ARG2H ->
			; PRODH:PRODL
	MOVFF	PRODH, RES3	;
	MOVFF	PRODL, RES2	;
;			
	MOVF	ARG1L, W	
	MULWF	ARG2H	; ARG1L * ARG2H ->
			; PRODH:PRODL
	MOVF	PRODL, W	;
	ADDWF	RES1, F	; Add cross
	MOVF	PRODH, W	; products
		RES2, F	;
	CLRF	WREG	;
	ADDWFC	RES3, F	;
;			
	MOVF	ARG1H, W	;
	MULWF	ARG2L	; ARG1H * ARG2L ->
			; PRODH:PRODL
	MOVF	PRODL, W	;
	ADDWF	RES1, F	; Add cross
	MOVF	PRODH, W	; products
	ADDWFC	RES2, F	;
	CLRF	WREG	;
	ADDWFC	RES3, F	;
;			
	BTFSS	ARG2H, 7	; ARG2H:ARG2L neg?
	BRA	SIGN_ARG1	; no, check ARG1
	MOVF	ARG1L, W	;
	SUBWF	RES2	;
	MOVF	ARG1H, W	;
	SUBWFB	RES3	
;			
SIG	N_ARG1		
			; ARG1H:ARG1L neg?
	BRA	CONT_CODE	; no, done
	MOVF	ARG2L, W	;
	SUBWF	RES2	;
	MOVF	ARG2H, W	;
	SUBWFB	RES3	
;			
CON	T_CODE		
	:		

9.0 INTERRUPTS

Members of the PIC18F97J60 family of devices have multiple interrupt sources and an interrupt priority feature that allows most interrupt sources to be assigned a high-priority level or a low-priority level. The high-priority interrupt vector is at 0008h and the low-priority interrupt vector is at 0018h. High-priority interrupt events will interrupt any low-priority interrupts that may be in progress.

There are thirteen registers which are used to control interrupt operation. These registers are:

- RCON
- INTCON
- INTCON2
- INTCON3
- PIR1, PIR2, PIR3
- PIE1, PIE2, PIE3
- IPR1, IPR2, IPR3

It is recommended that the Microchip header files supplied with MPLAB[®] IDE be used for the symbolic bit names in these registers. This allows the assembler/compiler to automatically take care of the placement of these bits within the specified register.

In general, interrupt sources have three bits to control their operation. They are:

- Flag bit to indicate that an interrupt event occurred
- Enable bit that allows program execution to branch to the interrupt vector address when the flag bit is set
- **Priority bit** to select high priority or low priority

The interrupt priority feature is enabled by setting the IPEN bit (RCON<7>). When interrupt priority is enabled, there are two bits which enable interrupts globally. Setting the GIEH bit (INTCON<7>) enables all interrupts that have the priority bit set (high priority). Setting the GIEL bit (INTCON<6>) enables all interrupts that have the priority bit cleared (low priority). When the interrupt flag, enable bit and appropriate global interrupt enable bit are set, the interrupt will vector immediately to address 0008h or 0018h, depending on the priority bit setting. Individual interrupts can be disabled through their corresponding enable bits.

When the IPEN bit is cleared (default state), the interrupt priority feature is disabled and interrupts are compatible with PIC[®] mid-range devices. In Compatibility mode, the interrupt priority bits for each source have no effect. INTCON<6> is the PEIE bit which enables/disables all peripheral interrupt sources. INTCON<7> is the GIE bit which enables/disables all interrupt sources. All interrupts branch to address 0008h in Compatibility mode.

When an interrupt is responded to, the global interrupt enable bit is cleared to disable further interrupts. If the IPEN bit is cleared, this is the GIE bit. If interrupt priority levels are used, this will be either the GIEH or GIEL bit. High-priority interrupt sources can interrupt a low-priority interrupt. Low-priority interrupts are not processed while high-priority interrupts are in progress.


The return address is pushed onto the stack and the PC is loaded with the interrupt vector address (0008h or 0018h). Once in the Interrupt Service Routine, the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bits must be cleared in software before re-enabling interrupts to avoid recursive interrupts.

The "return from interrupt" instruction, RETFIE, exits the interrupt routine and sets the GIE bit (GIEH or GIEL if priority levels are used) which re-enables interrupts.

For external interrupt events, such as the INTx pins or the PORTB input change interrupt, the interrupt latency will be three to four instruction cycles. The exact latency is the same for one or two-cycle instructions. Individual interrupt flag bits are set regardless of the status of their corresponding enable bit or the GIE bit.

Note: Do not use the MOVFF instruction to modify any of the interrupt control registers while any interrupt is enabled. Doing so may cause erratic microcontroller behavior.





9.1 INTCON Registers

The INTCON registers are readable and writable registers which contain various enable, priority and flag bits.

Note: Interrupt flag bits are set when an interrupt condition occurs regardless of the state of its corresponding enable bit or the global interrupt enable bit. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt. This feature allows for software polling.

REGISTER 9-1: INTCON: INTERRUPT CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-x
GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF ⁽¹⁾
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	GIE/GIEH: Global Interrupt Enable bit When IPEN = 0: 1 = Enables all unmasked interrupts 0 = Disables all interrupts When IPEN = 1: 1 = Enables all high-priority interrupts 0 = Disables all interrupts
bit 6	PEIE/GIEL: Peripheral Interrupt Enable bit <u>When IPEN = 0:</u> 1 = Enables all unmasked peripheral interrupts 0 = Disables all peripheral interrupts <u>When IPEN = 1:</u> 1 = Enables all low-priority peripheral interrupts 0 = Disables all low-priority peripheral interrupts
bit 5	<pre>TMR0IE: TMR0 Overflow Interrupt Enable bit 1 = Enables the TMR0 overflow interrupt 0 = Disables the TMR0 overflow interrupt</pre>
bit 4	INTOIE: INTO External Interrupt Enable bit 1 = Enables the INTO external interrupt 0 = Disables the INTO external interrupt
bit 3	RBIE: RB Port Change Interrupt Enable bit 1 = Enables the RB port change interrupt 0 = Disables the RB port change interrupt
bit 2	 TMR0IF: TMR0 Overflow Interrupt Flag bit 1 = TMR0 register has overflowed (must be cleared in software) 0 = TMR0 register did not overflow
bit 1	INTOIF: INTO External Interrupt Flag bit 1 = The INTO external interrupt occurred (must be cleared in software) 0 = The INTO external interrupt did not occur
bit 0	RBIF: RB Port Change Interrupt Flag bit ⁽¹⁾ 1 = At least one of the RB7:RB4 pins changed state (must be cleared in software) 0 = None of the RB7:RB4 pins have changed state

Note 1: A mismatch condition will continue to set this bit. Reading PORTB will end the mismatch condition and allow the bit to be cleared.

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1				
RBPU	INTEDG0	INTEDG1	INTEDG2	INTEDG3	TMR0IP	INT3IP	RBIP				
bit 7							bit				
Legend:											
R = Readabl	e bit	W = Writable	bit	U = Unimpler	nented bit, rea	d as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	iown				
bit 7	RBPU : PORT	「B Pull-up Ena	ble bit								
	RBPU: PORTB Pull-up Enable bit 1 = All PORTB pull-ups are disabled										
		oull-ups are en		idual port latch	values						
bit 6	INTEDG0: Ex	ternal Interrup	t 0 Edge Seled	ct bit							
	1 = Interrupt on rising edge										
		on falling edge									
bit 5	INTEDG1: External Interrupt 1 Edge Select bit										
	 1 = Interrupt on rising edge 0 = Interrupt on falling edge 										
		•••									
bit 4	INTEDG2: External Interrupt 2 Edge Select bit 1 = Interrupt on rising edge										
bit 3	 0 = Interrupt on falling edge INTEDG3: External Interrupt 3 Edge Select bit 										
bit 0	1 = Interrupt on rising edge										
	1 = Interrupt of falling edge 0 = Interrupt on falling edge										
bit 2	TMR0IP: TM	R0 Overflow In	terrupt Priority	bit							
	1 = High prio		. ,								
	0 = Low prior	rity									
bit 1	INT3IP: INT3	External Interr	upt Priority bit								
	1 = High prio	rity									
	0 = Low prior	rity									
bit 0	RBIP: RB Po	rt Change Inte	rrupt Priority b	it							
	1 = High prio	•									
	0 = Low prior	rity									

REGISTER 9-2: INTCON2: INTERRUPT CONTROL REGISTER 2

Note: Interrupt flag bits are set when an interrupt condition occurs regardless of the state of its corresponding enable bit or the global interrupt enable bit. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt. This feature allows for software polling.

REGISTER 9-3: INTCON3: INTERRUPT CONTROL REGISTER 3

R/W-1	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
INT2IF	P INT1IP	INT3IE	INT2IE	INT1IE	INT3IF	INT2IF	INT1IF				
bit 7							bit 0				
Logondu											
Legend: R = Reada	able hit	W = Writable	hit	II – I Inimpler	mented bit, rea	d as '0'					
-n = Value		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nwn				
							IOWIT				
bit 7	INT2IP: INT	2 External Interr	upt Priority bit	t							
	1 = High pri	,									
	0 = Low pric	-									
bit 6		1 External Interr	upt Priority bi								
	1 = High pri 0 = Low prie										
bit 5	•	3 External Interr	upt Enable bit								
		s the INT3 extern									
		s the INT3 exter	•								
bit 4		2 External Interr	•								
		s the INT2 extern s the INT2 extern									
bit 3		 Disables the INT2 external interrupt INT1IE: INT1 External Interrupt Enable bit 									
Sit 0			the INT1 external interrupt								
		s the INT1 exter	•								
bit 2	INT3IF: INT:	3 External Interr	upt Flag bit								
		3 external inter			ed in software)						
bit 1		3 external interral interral External Interral	•	cur							
DILI		2 external inter		(must be clear	ed in software)						
		2 external inter									
bit 0	INT1IF: INT	INT1IF: INT1 External Interrupt Flag bit									
		1 external inter			ed in software)						
	0 = The INT	1 external inter	rupt did not oc	cur							
Note:	Interrupt flag bits	are set when a	an interrupt co	ndition occurs	regardless of	the state of its	corresponding				
	enable bit or the are clear prior to	global interrupt e	enable bit. Us	er software sho	ould ensure the	appropriate int					

9.2 PIR Registers

The PIR registers contain the individual flag bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are three Peripheral Interrupt Request (Flag) registers (PIR1, PIR2, PIR3).

- Note 1: Interrupt flag bits are set when an interrupt condition occurs regardless of the state of its corresponding enable bit or the Global Interrupt Enable bit, GIE (INTCON<7>).
 - 2: User software should ensure the appropriate interrupt flag bits are cleared prior to enabling an interrupt and after servicing that interrupt.

REGISTER 9-4: PIR1: PERIPHERAL INTERRUPT REQUEST (FLAG) REGISTER 1

R/W-0	R/W-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0				
PSPIF ⁽¹⁾	ADIF	RC1IF	TX1IF	SSP1IF	CCP1IF	TMR2IF	TMR1IF				
bit 7							bit 0				
Legend:											
R = Readable		W = Writable		-	mented bit, reac						
-n = Value at	POR	'1' = Bit is se	t	'0' = Bit is cle	eared	x = Bit is unkr	nown				
bit 7	PSPIF: Paral	lel Slave Port I	Read/Write In	terrupt Flag bit ⁽	(1)						
	1 = A read o		tion has taker		e cleared in soft	ware)					
bit 6	ADIF: A/D Co	onverter Interru	upt Flag bit								
				be cleared in s	oftware)						
bit 5		conversion is ART1 Receive	•	hit							
Dit 5	1 = The EUS		buffer, RCRE	G1, is full (clea	ared when RCRI	EG1 is read)					
bit 4	TX1IF: EUSART1 Transmit Interrupt Flag bit										
	1 = The EUS		t buffer, TXRE		cleared when T	XREG1 is writte	en)				
bit 3	SSP1IF: MSS	SSP1IF: MSSP1 Interrupt Flag bit									
		smission/recep o transmit/rece		ete (must be cle	eared in softwar	e)					
bit 2	CCP1IF: ECCP1 Interrupt Flag bit										
				ust be cleared	in software)						
					cleared in softw	are)					
	<u>PWM mode:</u> Unused in thi	s modo									
bit 1		R2 to PR2 Mat	ch Interrunt F	lag bit							
Dit i	1 = TMR2 to		curred (must	be cleared in s	oftware)						
bit 0	TMR1IF: TM	R1 Overflow In	terrupt Flag b	it							
	1 = TMR1 re		ved (must be d	cleared in softw	/are)						
Note 1. Im	plomontod in 10	0 nin daviaaa	in Microcontr	llor mode only							

Note 1: Implemented in 100-pin devices in Microcontroller mode only.

REGISTER 9-5: PIR2: PERIPHERAL INTERRUPT REQUEST (FLAG) REGISTER 2

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0			
OSCFIF	CMIF	ETHIF	r	BCL1IF	_	TMR3IF	CCP2IF			
bit 7							bit C			
Legend:										
R = Readab	le bit	W = Writable	bit	U = Unimplem	nented bit, re	ad as '0'				
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unki	nown			
bit 7	OSCFIF: Osc	cillator Fail Inter	rupt Flag bit							
	•	oscillator failed, clock operating	clock input h	as changed to I	NTRC (must	be cleared in so	ftware)			
bit 6	CMIF: Compa	arator Interrupt	Flag bit							
		ator input has c ator input has n		t be cleared in s	oftware)					
bit 5	ETHIF: Ethernet Module Interrupt Flag bit									
					ery EIR regi	ster to resolve so	urce			
		net interrupt ev								
bit 4	Reserved: M	laintain as '0'								
bit 3	BCL1IF: Bus Collision Interrupt Flag bit (MSSP1 module)									
		llision occurred	`	ared in software	9)					
bit 2	Unimplemen	ted: Read as '	0'							
bit 1	TMR3IF: TMR3 Overflow Interrupt Flag bit									
	1 = TMR3 re		ed (must be c	leared in softwa	are)					
bit 0	CCP2IF: ECCP2 Interrupt Flag bit									
	<u>Capture mode:</u> 1 = A TMR1/TMR3 register capture occurred (must be cleared in software) 0 = No TMR1/TMR3 register capture occurred									
	Compare mo	de:	compare mat	ch occurred (m	ust be cleare	d in software)				
	<u>PWM mode:</u> Unused in thi	s mode								

R/W-0	R/W-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0				
SSP2IF ⁽¹⁾	BCL2IF ⁽¹⁾	RC2IF ⁽²⁾	TX2IF ⁽²⁾	TMR4IF	CCP5IF	CCP4IF	CCP3IF				
bit 7	·	·		·		·	bit (
Legend:											
R = Readable	e bit	W = Writable	bit	U = Unimple	emented bit, read	d as '0'					
-n = Value at	POR	'1' = Bit is se	t	'0' = Bit is cl	leared	x = Bit is unk	nown				
b:+ 7			'le a hit(1)								
bit 7		SSP2IF: MSSP2 Interrupt Flag bit ⁽¹⁾ 1 = The transmission/reception is complete (must be cleared in software)									
		 1 = The transmission/reception is complete (must be cleared in software) 0 = Waiting to transmit/receive 									
bit 6	BCL2IF: Bus Collision Interrupt Flag bit (MSSP2 module) ⁽¹⁾										
		ollision occurred	•	ared in softwa	are)						
bit 5	RC2IF: EUS	ART2 Receive	Interrupt Flag	bit ⁽²⁾							
					ared when RCR	EG2 is read)					
bit 4	 0 = The EUSART2 receive buffer is empty TX2IF: EUSART2 Transmit Interrupt Flag bit⁽²⁾ 										
		SART2 transmi SART2 transmi		G2, is empty	(cleared when T	XREG2 is writt	en)				
bit 3	TMR4IF: TM	R4 to PR4 Mat	ch Interrupt Fl	ag bit							
		PR4 match oc 4 to PR4 matcl		be cleared in	software)						
bit 2	CCP5IF: CC	P5 Interrupt Fla	ag bit								
	<u>Capture mode:</u> 1 = A TMR1/TMR3 register capture occurred (must be cleared in software) 0 = No TMR1/TMR3 register capture occurred										
	<u>Compare mode:</u> 1 = A TMR1/TMR3 register compare match occurred (must be cleared in software) 0 = No TMR1/TMR3 register compare match occurred										
	<u>PWM mode:</u> Unused in this mode.										
bit 1		P4 Interrupt Fla	ag bit								
	<u>Capture mode:</u> 1 = A TMR1/TMR3 register capture occurred (must be cleared in software) 0 = No TMR1/TMR3 register capture occurred										
	<u>Compare mode:</u> 1 = A TMR1/TMR3 register compare match occurred (must be cleared in software) 0 = No TMR1/TMR3 register compare match occurred										
	<u>PWM mode:</u> Unused in th	· ·									
bit 0			lag bit								
	CCP3IF: ECCP3 Interrupt Flag bit <u>Capture mode:</u> 1 = A TMR1/TMR3 register capture occurred (must be cleared in software) 0 = No TMR1/TMR3 register capture occurred										
					must be cleared	in software)					
	<u>PWM mode:</u> Unused in th	is mode.									
Note 1: Im	plemented in 10	00-pin devices	only								

REGISTER 9-6: PIR3: PERIPHERAL INTERRUPT REQUEST (FLAG) REGISTER 3

Note 1: Implemented in 100-pin devices only.

2: Implemented in 80-pin and 100-pin devices only.

9.3 PIE Registers

The PIE registers contain the individual enable bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are three Peripheral Interrupt Enable registers (PIE1, PIE2, PIE3). When IPEN = 0, the PEIE bit must be set to enable any of these peripheral interrupts.

REGISTER 9-7: PIE1: PERIPHERAL INTERRUPT ENABLE REGISTER 1

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
PSPIE ⁽¹⁾	ADIE	RC1IE	TX1IE	SSP1IE	CCP1IE	TMR2IE	TMR1IE			
bit 7							bit 0			
Legend: R = Readable	hit	M = Mritable	hit	II – Unimplor	monted hit rea	d oo 'O'				
		W = Writable		-	mented bit, rea					
-n = Value at	PUR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkı	IOWII			
bit 7	PSPIE : Paral	llel Slave Port F	Read/Write Int	errupt Enable I	bit(1)					
	1 = Enabled 0 = Disabled									
bit 6	ADIE: A/D Co 1 = Enabled 0 = Disabled	onverter Interru	pt Enable bit							
bit 5	RC1IE: EUS/ 1 = Enabled 0 = Disabled	ART1 Receive	Interrupt Enat	ble bit						
bit 4	TX1IE: EUSART1 Transmit Interrupt Enable bit									
	1 = Enabled 0 = Disabled	l								
bit 3	SSP1IE: MSSP1 Interrupt Enable bit									
	1 = Enabled 0 = Disabled									
bit 2	CCP1IE: ECO 1 = Enabled 0 = Disabled	CP1 Interrupt E	nable bit							
bit 1	TMR2IE: TM 1 = Enabled 0 = Disabled	R2 to PR2 Mate	ch Interrupt E	nable bit						
bit 0		R1 Overflow In	terrupt Enable	e bit						

Note 1: Implemented in 100-pin devices in Microcontroller mode only.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0				
OSCFIE	CMIE	ETHIE	r	BCL1IE	—	TMR3IE	CCP2IE				
bit 7							bit C				
Legend:											
R = Readable	e bit	W = Writable	bit	U = Unimplem	ented bit, read	d as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown				
bit 7		illator Fail Inte	rrupt Enable t	bit							
	1 = Enabled 0 = Disabled										
bit 6		arator Interrunt	Enable bit								
	CMIE: Comparator Interrupt Enable bit 1 = Enabled										
		0 = Disabled									
bit 5	ETHIE: Ethernet Module Interrupt Enable bit										
	1 = Enabled										
	0 = Disabled										
bit 4	Reserved: M	aintain as '0'									
bit 3	BCL1IE: Bus Collision Interrupt Enable bit (MSSP1 module)										
	1 = Enabled										
L:1 0	0 = Disabled	to de Decedera (01								
bit 2	-	ted: Read as '									
bit 1		R3 Overflow In	terrupt Enable	e bit							
	1 = Enabled 0 = Disabled										
bit 0		CP2 Interrupt E	nable bit								
	1 = Enabled										
	1 = Enabled 0 = Disabled										

REGISTER 9-8: PIE2: PERIPHERAL INTERRUPT ENABLE REGISTER 2

REGISTER 9-9: PIE3: PERIPHERAL INTERRUPT ENABLE REGISTER 3

R/W-0	R/W-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0
SSP2IE ⁽¹⁾	BCL2IE ⁽¹⁾	RC2IE ⁽²⁾	TX2IE ⁽²⁾	TMR4IE	CCP5IE	CCP4IE	CCP3IE
bit 7						•	bit C
Legend:							
R = Readable	bit	W = Writable		U = Unimpler	mented bit, read	d as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 7	SSP2IF: MSS	SP2 Interrupt E	nable bit ⁽¹⁾				
	1 = Enabled						
	0 = Disabled						
bit 6	BCL2IE: Bus	Collision Interr	upt Enable bit	t (MSSP2 mod	ule) ⁽¹⁾		
	1 = Enabled						
6:4 F	0 = Disabled		laterry unt Einels	la h:#(2)			
bit 5	1 = Enabled	ART2 Receive	Interrupt Enac	DIE DIT-			
	0 = Disabled						
bit 4	TX2IE: EUSA	RT2 Transmit	Interrupt Enab	ole bit ⁽²⁾			
	1 = Enabled		·				
	0 = Disabled						
bit 3		R4 to PR4 Mate	ch Interrupt Er	nable bit			
	1 = Enabled 0 = Disabled						
bit 2		P5 Interrupt En	ahla hit				
	1 = Enabled						
	0 = Disabled						
bit 1	CCP4IE: CCF	P4 Interrupt En	able bit				
	1 = Enabled						
	0 = Disabled						
bit 0		CP3 Interrupt E	nable bit				
	1 = Enabled 0 = Disabled						
•	emented in 10	•	•				
Imr	namantad in 90	1 NN 200 100 0	In davicae and	V			

2: Implemented in 80-pin and 100-pin devices only.

9.4 IPR Registers

The IPR registers contain the individual priority bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are three Peripheral Interrupt Priority registers (IPR1, IPR2, IPR3). Using the priority bits requires that the Interrupt Priority Enable (IPEN) bit be set.

REGISTER 9-10: IPR1: PERIPHERAL INTERRUPT PRIORITY REGISTER 1

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
PSPIP ⁽¹⁾	ADIP	RC1IP	TX1IP	SSP1IP	CCP1IP	TMR2IP	TMR1IP
bit 7							bit 0
Legend:							
R = Readable	hit	W = Writable	hit	II = I Inimpler	mented bit, read	1 as 'N'	
-n = Value at I		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	างพท
	ÖR	1 Dit lo oot					
bit 7	PSPIP: Paral	lel Slave Port F	Read/Write Int	errupt Priority I	bit ⁽¹⁾		
	1 = High prio 0 = Low prior	,					
bit 6	ADIP: A/D Co 1 = High prio 0 = Low prior	•	pt Priority bit				
bit 5	RC1IP: EUSART1 Receive Interrupt Priority bit 1 = High priority 0 = Low priority						
bit 4	TX1IP: EUSA	RT1 Transmit	Interrupt Prior	rity bit			
	1 = High priority 0 = Low priority						
bit 3	SSP1IP: MSSP1 Interrupt Priority bit						
	1 = High prio 0 = Low prior						
bit 2	CCP1IP: ECCP1 Interrupt Priority bit						
	1 = High priority 0 = Low priority						
bit 1	TMR2IP: TMR2 to PR2 Match Interrupt Priority bit 1 = High priority 0 = Low priority						
bit 0	-	R1 Overflow In	terrupt Priority	/ bit			
	0 = Low prior						

Note 1: Implemented in 100-pin devices in Microcontroller mode only.

REGISTER 9-11: IPR2: PERIPHERAL INTERRUPT PRIORITY REGISTER 2

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	U-0	R/W-1	R/W-1		
OSCFIP	CMIP	ETHIP	r	BCL1IP	_	TMR3IP	CCP2IP		
bit 7							bit C		
Legend:									
R = Readab	le bit	W = Writable	bit	U = Unimplen	nented bit, rea	ad as '0'			
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown		
bit 7		cillator Fail Inte	rrupt Priority I	oit					
	1 = High pric 0 = Low prio	•							
bit 6	•	arator Interrupt	Priority bit						
	1 = High price	•							
	0 = Low prio	•							
bit 5	ETHIP: Ether	ETHIP: Ethernet Module Interrupt Priority bit							
	1 = High price	,							
	0 = Low prio	•							
bit 4	Reserved: Maintain as '1'								
bit 3			rupt Priority b	it (MSSP1 mod	ule)				
	1 = High pric								
L:1 0	0 = Low prio	•	01						
bit 2	-	ited: Read as '							
bit 1		R3 Overflow In	terrupt Priorit	y bit					
	1 = High pric 0 = Low prio	•							
bit 0	•	•	Priority bit						
	1 = High price	CP2 Interrupt F							
	0 = Low prio								

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	
SSP2IP ⁽¹⁾	BCL2IP ⁽¹⁾	RC2IP ⁽²⁾	TX2IP ⁽²⁾	TMR4IP	CCP5IP	CCP4IP	CCP3IP	
bit 7							bit	
Legend:								
R = Readable		W = Writable		•	nented bit, read	d as '0'		
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown	
bit 7	SSP2IP: MSS	SP2 Interrupt P	riority bit ⁽¹⁾					
~	1 = High prio							
	0 = Low prior	•						
bit 6	BCL2IP: Bus	Collision Inter	rupt Priority bit	t (MSSP2 mod	ule) ⁽¹⁾			
	1 = High priority							
	0 = Low prior	•		(2)				
bit 5	RC2IP: EUSART2 Receive Interrupt Priority bit ⁽²⁾							
	1 = High prio 0 = Low prior							
bit 4	•	RT2 Transmit	Intorrupt Prior	ity hit(2)				
UIL 4			interrupt Frior					
	1 = High prio 0 = Low prior							
bit 3	TMR4IE: TMR4 to PR4 Interrupt Priority bit							
	1 = High prio							
	0 = Low prior	rity						
bit 2	CCP5IP: CCP5 Interrupt Priority bit							
	1 = High prio							
	0 = Low prior	•						
bit 1		P4 Interrupt Pri	ority bit					
	1 = High prio 0 = Low prior							
bit 0	-	CP3 Interrupt F	Priority bit					
	1 = High prio		noncy on					
	0 = Low prior	•						

REGISTER 9-12: IPR3: PERIPHERAL INTERRUPT PRIORITY REGISTER 3

- **Note 1:** Implemented in 100-pin devices only.
 - 2: Implemented in 80-pin and 100-pin devices only.

9.5 RCON Register

The RCON register contains bits used to determine the cause of the last Reset or wake-up from Idle or Sleep modes. RCON also contains the bit that enables interrupt priorities (IPEN).

REGISTER 9-13: RCON: RESET CONTROL REGISTER

R/W-0	U-0	R/W-1	R/W-1	R-1	R-1	R/W-0	R/W-0
IPEN	—	CM	RI	TO	PD	POR	BOR
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	IPEN: Interrupt Priority Enable bit
	 1 = Enable priority levels on interrupts 0 = Disable priority levels on interrupts (PIC16CXXX Compatibility mode)
bit 6	Unimplemented: Read as '0'
bit 5	CM: Configuration Mismatch Flag bit
	For details of bit operation, see Register 4-1.
bit 4	RI: RESET Instruction Flag bit
	For details of bit operation, see Register 4-1.
bit 3	TO: Watchdog Timer Time-out Flag bit
	For details of bit operation, see Register 4-1.
bit 2	PD: Power-Down Detection Flag bit
	For details of bit operation, see Register 4-1.
bit 1	POR: Power-on Reset Status bit ⁽²⁾
	For details of bit operation, see Register 4-1.
bit 0	BOR: Brown-out Reset Status bit
	For details of bit operation, see Register 4-1.

9.6 INTx Pin Interrupts

External interrupts on the RB0/INT0/FLT0, RB1/INT1, RB2/INT2 and RB3/INT3 pins are edge-triggered. If the corresponding INTEDGx bit in the INTCON2 register is set (= 1), the interrupt is triggered by a rising edge; if the bit is clear, the trigger is on the falling edge. When a valid edge appears on the RBx/INTx pin, the corresponding flag bit, INTxIF, is set. This interrupt can be disabled by clearing the corresponding enable bit, INTxIE. Flag bit, INTxIF, must be cleared in software in the Interrupt Service Routine before re-enabling the interrupt.

All external interrupts (INT0, INT1, INT2 and INT3) can wake-up the processor from the power-managed modes if bit INTxIE was set prior to going into the power-managed modes. If the Global Interrupt Enable bit, GIE, is set, the processor will branch to the interrupt vector following wake-up.

Interrupt priority for INT1, INT2 and INT3 is determined by the value contained in the Interrupt Priority bits, INT1IP (INTCON3<6>), INT2IP (INTCON3<7>) and INT3IP (INTCON2<1>). There is no priority bit associated with INT0. It is always a high-priority interrupt source.

9.7 TMR0 Interrupt

In 8-bit mode (which is the default), an overflow in the TMR0 register (FFh \rightarrow 00h) will set flag bit, TMR0IF. In 16-bit mode, an overflow in the TMR0H:TMR0L register pair (FFFFh \rightarrow 0000h) will set TMR0IF. The interrupt can be enabled/disabled by setting/clearing enable bit, TMR0IE (INTCON<5>). Interrupt priority for Timer0 is determined by the value contained in the interrupt priority bit, TMR0IP (INTCON2<2>). See Section 11.0 "Timer0 Module" for further details on the Timer0 module.

9.8 PORTB Interrupt-on-Change

An input change on PORTB<7:4> sets flag bit, RBIF (INTCON<0>). The interrupt can be enabled/disabled by setting/clearing enable bit, RBIE (INTCON<3>). Interrupt priority for PORTB interrupt-on-change is determined by the value contained in the interrupt priority bit, RBIP (INTCON2<0>).

9.9 Context Saving During Interrupts

During interrupts, the return PC address is saved on the stack. Additionally, the WREG, STATUS and BSR registers are saved on the fast return stack. If a fast return from interrupt is not used (see **Section 5.3 "Data Memory Organization"**), the user may need to save the WREG, STATUS and BSR registers on entry to the Interrupt Service Routine. Depending on the user's application, other registers may also need to be saved. Example 9-1 saves and restores the WREG, STATUS and BSR registers during an Interrupt Service Routine.

MOVWF MOVFF	W_TEMP STATUS, STATUS TEMP	; W_TEMP is in virtual bank ; STATUS TEMP located anywhere
MOVFF	BSR, BSR_TEMP	; SIAIOS_IEMF located anywhere ; BSR_IMEP located anywhere
; ; USER	ISR CODE	
;		
MOVFF	BSR_TEMP, BSR	; Restore BSR
MOVF	W_TEMP, W	; Restore WREG
MOVFF	STATUS_TEMP, STATUS	; Restore STATUS

EXAMPLE 9-1: SAVING STATUS, WREG AND BSR REGISTERS IN RAM

10.0 I/O PORTS

Depending on the device selected and features enabled, there are up to nine ports available. Some pins of the I/O ports are multiplexed with an alternate function from the peripheral features on the device. In general, when a peripheral is enabled, that pin may not be used as a general purpose I/O pin.


Each port has three registers for its operation. These registers are:

- TRIS register (Data Direction register)
- PORT register (reads the levels on the pins of the device)
- LAT register (Output Latch register)

The Output Latch (LAT register) is useful for read-modify-write operations on the value that the I/O pins are driving.

A simplified model of a generic I/O port, without the interfaces to other peripherals, is shown in Figure 10-1.

FIGURE 10-1: GENERIC I/O PORT OPERATION



10.1 I/O Port Pin Capabilities

When developing an application, the capabilities of the port pins must be considered. Outputs on some pins have higher output drive strength than others. Similarly, some pins can tolerate higher than VDD input levels.

10.1.1 PIN OUTPUT DRIVE

The output pin drive strengths vary for groups of pins intended to meet the needs for a variety of applications. PORTB and PORTC are designed to drive higher loads, such as LEDs. The external memory interface ports (PORTD, PORTE and PORTJ) are designed to drive medium loads. All other ports are designed for small loads, typically indication only. Table 10-1 summarizes the output capabilities. Refer to **Section 27.0 "Electrical Characteristics"** for more details.

TABLE 10-1 :	OUTPUT DRIVE LEVELS
---------------------	---------------------

Port	Drive	Description
PORTA ⁽¹⁾	Minimum	Intended for indication.
PORTF ⁽²⁾		
PORTG ⁽²⁾		
PORTH ⁽³⁾		
PORTD ⁽²⁾	Medium	Sufficient drive levels for
PORTE		external memory interfacing,
PORTJ ⁽³⁾		as well as indication.
PORTB	High	Suitable for direct LED drive
PORTC		levels.

Note 1: The exceptions are RA0:RA1, which are capable of directly driving LEDs.

2: Partially implemented on 64-pin and 80-pin devices; fully implemented on 100-pin devices.

3: Unimplemented on 64-pin devices.

10.1.2 INPUT PINS AND VOLTAGE CONSIDERATIONS

The voltage tolerance of pins used as device inputs is dependent on the pin's input function. Pins that are used as digital only inputs are able to handle DC voltages up to 5.5V, a level typical for digital logic circuits. In contrast, pins that also have analog input functions of any kind can only tolerate voltages up to VDD. Voltage excursions beyond VDD on these pins are always to be avoided. Table 10-2 summarizes the input capabilities. Refer to **Section 27.0 "Electrical Characteristics"** for more details.

Port or Pin	Tolerated Input	Description
PORTA<5,3:0>	Vdd	Only VDD input levels
PORTF<6:1> ⁽¹⁾		tolerated.
PORTH<7:4> ⁽²⁾		
PORTA<4>	5.5V	Tolerates input levels
PORTB<7:0>		above VDD, useful for
PORTC<7:0>		most standard logic.
PORTD<7:0>(1)		
PORTE<7:0>		
PORTF<7>		
PORTG<7:0>(1)		
PORTH<3:0>(2)		
PORTJ<7:0> ⁽²⁾		

TABLE 10-2: INPUT VOLTAGE LEVELS

Note 1: Partially implemented on 64-pin and 80-pin devices; fully implemented on 100-pin devices.

2: Unavailable on 64-pin devices.

10.2 PORTA, TRISA and LATA Registers

PORTA is a 6-bit wide, bidirectional port; it is fully implemented on all devices. The corresponding Data Direction register is TRISA. Setting a TRISA bit (= 1) will make the corresponding PORTA pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISA bit (= 0) will make the corresponding PORTA pin an output (i.e., put the contents of the output latch on the selected pin).

Reading the PORTA register reads the status of the pins, whereas writing to it, will write to the port latch.

The Output Latch register (LATA) is also memory mapped. Read-modify-write operations on the LATA register read and write the latched output value for PORTA.

The RA4 pin is multiplexed with the Timer0 module clock input to become the RA4/T0CKI pin. The other PORTA pins are multiplexed with the analog VREF+ and VREF- inputs. The operation of pins RA5:RA0 as A/D converter inputs is selected by clearing or setting the PCFG3:PCFG0 control bits in the ADCON1 register.

Note:	RA5 and RA3:RA0 are configured as
	analog inputs on any Reset and are read
	as '0'. RA4 is configured as a digital input.

The RA4/T0CKI pin is a Schmitt Trigger input. All other PORTA pins have TTL input levels and full CMOS output drivers.

The TRISA register controls the direction of the PORTA pins, even when they are being used as analog inputs. The user must ensure the bits in the TRISA register are maintained set when using them as analog inputs.

The RA0 and RA1 pins can also be configured as the outputs for the two Ethernet LED indicators. When configured, these two pins are the only pins on PORTA that are capable of high output drive levels.

Although the port is only six bits wide, PORTA<7> is implemented as RJPU, the weak pull-up control bit for PORTJ. In a similar fashion, the LATA<7:6> bits are implemented, not as latch bits, but the pull-up control bits, RDPU and REPU, for PORTD and PORTE. Setting these bits enables the pull-ups for the corresponding port. Because their port pins are not used, the TRISA<7:6> bits are not implemented.

EXAMPLE 10-1: INITIALIZING PORTA

CLRF	PORTA	; Initialize PORTA by ; clearing output
		; data latches
		,
CLRF	LATA	; Alternate method
		; to clear output
		; data latches
MOVLW	07h	; Configure A/D
MOVWF	ADCON1	; for digital inputs
MOVWF	07h	; Configure comparators
MOVWF	CMCON	; for digital input
MOVLW	OCFh	; Value used to
		; initialize data
		; direction
MOVWF	TRISA	; Set RA<3:0> as inputs
		; RA<5:4> as outputs

IADLE 10-3:	PORTAFUNCTIONS										
Pin Name	Function	TRIS Setting	I/O	l/O Type	Description						
RA0/LEDA/AN0	RA0	0	O DIG		LATA<0> data output; not affected by analog input.						
		1	I	TTL	PORTA<0> data input; disabled when analog input enabled.						
	LEDA	0	0	DIG	Ethernet LEDA output; takes priority over digital data.						
	AN0	1	I	ANA	A/D input channel 0. Default input configuration on POR; does not affect digital output.						
RA1/LEDB/AN1	RA1	0	0	DIG	LATA<1> data output; not affected by analog input.						
		1	I	TTL	PORTA<1> data input; disabled when analog input enabled.						
	LEDB	0	0	DIG	Ethernet LEDB output; takes priority over digital data.						
	AN1	1	I	ANA	A/D input channel 1. Default input configuration on POR; does not affect digital output.						
RA2/AN2/VREF-	RA2	0	0	DIG	LATA<2> data output; not affected by analog input. Disabled when CVREF output enabled.						
		1	I	TTL	PORTA<2> data input. Disabled when analog functions enabled; disabled when CVREF output enabled.						
	AN2	1	I	ANA	A/D input channel 2 and comparator C2+ input. Default input configuration on POR; not affected by analog output.						
	VREF-	1	I	ANA	A/D and comparator low reference voltage input.						
RA3/AN3/VREF+	RA3	0	0	DIG	LATA<3> data output; not affected by analog input.						
		1	I	TTL	PORTA<3> data input; disabled when analog input enabled.						
	AN3	1	I	ANA	A/D input channel 3. Default input configuration on POR.						
	VREF+	1	I	ANA	A/D high reference voltage input.						
RA4/T0CKI	RA4	0	0	DIG	LATA<4> data output.						
		1	Ι	ST	PORTA<4> data input; default configuration on POR.						
	TOCKI	х	Ι	ST	Timer0 clock input.						
RA5/AN4	RA5	0	0	DIG	LATA<5> data output; not affected by analog input.						
		1	Ι	TTL	PORTA<5> data input; disabled when analog input enabled.						
	AN4	1	I	ANA	A/D input channel 4. Default configuration on POR.						

TABLE 10-3: PORTA FUNCTIONS

Legend: O = Output, I = Input, ANA = Analog Signal, DIG = Digital Output, ST = Schmitt Buffer Input, TTL = TTL Buffer Input, x = Don't care (TRIS bit does not affect port direction or is overridden for this option).

TABLE 10-4: SUMMARY OF REGISTERS ASSOCI	ATED WITH PORTA
---	-----------------

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page:
PORTA	RJPU ⁽¹⁾		RA5	RA4	RA3	RA2	RA1	RA0	66
LATA	RDPU	REPU	LATA5	LATA4	LATA3	LATA2	LATA1	LATA0	66
TRISA	_	_	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	65
ADCON1	_	_	VCFG1	VCFG0	PCFG3	PCFG2	PCFG1	PCFG0	64

Legend: — = unimplemented, read as '0'. Shaded cells are not used by PORTA.

Note 1: Implemented in 80-pin and 100-pin devices only.

10.3 PORTB, TRISB and LATB Registers

PORTB is an 8-bit wide, bidirectional port; it is fully implemented on all devices. The corresponding Data Direction register is TRISB. Setting a TRISB bit (= 1) will make the corresponding PORTB pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISB bit (= 0) will make the corresponding PORTB pin an output (i.e., put the contents of the output latch on the selected pin). All pins on PORTB are digital only and tolerate voltages up to 5.5V.

The Output Latch register (LATB) is also memory mapped. Read-modify-write operations on the LATB register read and write the latched output value for PORTB.

EXAMPLE 10-2: INITIALIZING PORTB

CLRF	PORTB	; Initialize PORTB by ; clearing output
CLRF	LATB	; data latches ; Alternate method
		; to clear output ; data latches
MOVLW	OCFh	; Value used to ; initialize data
		; direction
MOVWF	TRISB	; Set RB<3:0> as inputs ; RB<5:4> as outputs ; RB<7:6> as inputs

Each of the PORTB pins has a weak internal pull-up. A single control bit can turn on all of the pull-ups. This is performed by clearing bit, RBPU (INTCON2<7>). The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on all Resets.

Four of the PORTB pins (RB7:RB4) have an interrupt-on-change feature. Only pins configured as inputs can cause this interrupt to occur (i.e., any RB7:RB4 pin configured as an output is excluded from the interrupt-on-change comparison). The input pins (of RB7:RB4) are compared with the old value latched on the last read of PORTB. The "mismatch" outputs of RB7:RB4 are ORed together to generate the RB Port Change Interrupt with Flag bit, RBIF (INTCON<0>).

This interrupt can wake the device from power-managed modes. The user, in the Interrupt Service Routine, can clear the interrupt in the following manner:

- a) Any read or write of PORTB (except with the MOVFF (ANY), PORTB instruction). This will end the mismatch condition.
- b) Clear flag bit, RBIF.

A mismatch condition will continue to set flag bit, RBIF. Reading PORTB will end the mismatch condition and allow flag bit, RBIF, to be cleared.

The interrupt-on-change feature is recommended for wake-up on key depression operation and operations where PORTB is only used for the interrupt-on-change feature. Polling of PORTB is not recommended while using the interrupt-on-change feature.

For 100-pin devices operating in Extended Microcontroller mode, RB3 can be configured as the alternate peripheral pin for the ECCP2 module and Enhanced PWM output 2A by clearing the CCP2MX Configuration bit. If the devices are in Microcontroller mode, the alternate assignment for ECCP2 is RE7. As with other ECCP2 configurations, the user must ensure that the TRISB<3> bit is set appropriately for the intended operation.

IABLE 10-5:	PORTE	SFUNCT	UN3	-				
Pin Name	Function	TRIS Setting	I/O	l/O Type	Description			
RB0/INT0/FLT0	RB0	0	0	DIG	LATB<0> data output.			
		1	I	TTL	PORTB<0> data input; weak pull-up when RBPU bit is cleared.			
	INT0	1	I	ST	External interrupt 0 input.			
	FLT0	1	I	ST	Enhanced PWM Fault input (ECCP1 module); enabled in software.			
RB1/INT1	RB1 0 O DIG LATB<1> data output.				LATB<1> data output.			
		1	I	TTL	PORTB<1> data input; weak pull-up when RBPU bit is cleared.			
	INT1	1	I	ST	External interrupt 1 input.			
RB2/INT2	RB2	0	0	DIG	LATB<2> data output.			
		1	I	TTL	PORTB<2> data input; weak pull-up when RBPU bit is cleared.			
	INT2	1	I	ST	External interrupt 2 input.			
RB3/INT3/	RB3	0	0	DIG	LATB<3> data output.			
ECCP2/P2A		1	I	TTL	PORTB<3> data input; weak pull-up when RBPU bit is cleared.			
	INT3	1	I	ST	External interrupt 3 input.			
	ECCP2 ⁽¹⁾	0	0	DIG	ECCP2 compare output and PWM output; takes priority over port data.			
		1	Ι	ST	ECCP2 capture input.			
	P2A ⁽¹⁾	0	0	DIG	ECCP2 Enhanced PWM output, channel A. May be configured for tri-state during Enhanced PWM shutdown events. Takes priority over port data.			
RB4/KBI0	RB4	0	0	DIG	LATB<4> data output.			
		1	I	TTL	PORTB<4> data input; weak pull-up when RBPU bit is cleared.			
	KBI0	1	I	TTL	Interrupt-on-pin change.			
RB5/KBI1	RB5	0	0	DIG	LATB<5> data output.			
		1	I	TTL	PORTB<5> data input; weak pull-up when RBPU bit is cleared.			
	KBI1	1	I	TTL	Interrupt-on-pin change.			
RB6/KBI2/PGC	RB6	0	0	DIG	LATB<6> data output.			
		1	I	TTL	PORTB<6> data input; weak pull-up when RBPU bit is cleared.			
	KBI2	1	I	TTL	Interrupt-on-pin change.			
	PGC	х	Ι	ST	Serial execution (ICSP [™]) clock input for ICSP and ICD operation. ⁽²⁾			
RB7/KBI3/PGD	RB7	0	0	DIG	LATB<7> data output.			
		1	I	TTL	PORTB<7> data input; weak pull-up when RBPU bit is cleared.			
	KBI3	1	I	TTL	Interrupt-on-pin change.			
	PGD	х	0	DIG	Serial execution data output for ICSP and ICD operation. ⁽²⁾			
		х	I	ST	Serial execution data input for ICSP and ICD operation. ⁽²⁾			

TABLE 10-5:PORTB FUNCTIONS

Legend: O = Output, I = Input, DIG = Digital Output, ST = Schmitt Buffer Input, TTL = TTL Buffer Input,

x = Don't care (TRIS bit does not affect port direction or is overridden for this option).

Note 1: Alternate assignment for ECCP2/P2A when the CCP2MX Configuration bit is cleared (100-pin devices in Extended Microcontroller mode). Default assignment is RC1.

2: All other pin functions are disabled when ICSP or ICD is enabled.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page:
PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	66
LATB	LATB7	LATB6	LATB5	LATB4	LATB3	LATB2	LATB1	LATB0	66
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	65
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	63
INTCON2	RBPU	INTEDG0	INTEDG1	INTEDG2	INTEDG3	TMR0IP	INT3IP	RBIP	63
INTCON3	INT2IP	INT1IP	INT3IE	INT2IE	INT1IE	INT3IF	INT2IF	INT1IF	63

TABLE 10-6: SUMMARY OF REGISTERS ASSOCIATED WITH PORTB

Legend: Shaded cells are not used by PORTB.

10.4 PORTC, TRISC and LATC Registers

PORTC is an 8-bit wide, bidirectional port; it is fully implemented on all devices. The corresponding Data Direction register is TRISC. Setting a TRISC bit (= 1) will make the corresponding PORTC pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISC bit (= 0) will make the corresponding PORTC pin an output (i.e., put the contents of the output latch on the selected pin). Only PORTC pins, RC2 through RC7, are digital only pins and can tolerate input voltages up to 5.5V.

The Output Latch register (LATC) is also memory mapped. Read-modify-write operations on the LATC register read and write the latched output value for PORTC.

PORTC is multiplexed with several peripheral functions (Table 10-7). The pins have Schmitt Trigger input buffers. RC1 is normally configured by Configuration bit, CCP2MX, as the default peripheral pin for the ECCP2 module and Enhanced PWM output P2A (default state, CCP2MX = 1).

When enabling peripheral functions, care should be taken in defining TRIS bits for each PORTC pin. Some peripherals override the TRIS bit to make a pin an output, while other peripherals override the TRIS bit to make a pin an input. The user should refer to the corresponding peripheral section for the correct TRIS bit settings. Note: These pins are configured as digital inputs on any device Reset.

The contents of the TRISC register are affected by peripheral overrides. Reading TRISC always returns the current contents, even though a peripheral device may be overriding one or more of the pins.

EXAMPLE 10-3:	INITIALIZING PORTC

CLRF	PORTC	; Initialize PORTC by ; clearing output
CLRF	LATC	; data latches ; Alternate method ; to clear output
MOVLW	OCFh	; data latches ; Value used to ; initialize data
MOVWF	TRISC	; direction ; Set RC<3:0> as inputs ; RC<5:4> as outputs ; RC<7:6> as inputs

Pin Name	Function	TRIS Setting	I/O	I/O Type	Description			
RC0/T1OSO/	RC0	0	0	DIG	LATC<0> data output.			
T13CKI		1	I	ST	PORTC<0> data input.			
	T10SO	х	0	ANA	Timer1 oscillator output; enabled when Timer1 oscillator enabled. Disables digital I/O.			
	T13CKI	1	I	ST	Timer1/Timer3 counter input.			
RC1/T1OSI/	RC1	0	0	DIG	LATC<1> data output.			
ECCP2/P2A		1	I	ST	PORTC<1> data input.			
	T10SI	х	Ι	ANA	A Timer1 oscillator input; enabled when Timer1 oscillator enabled. Disat digital I/O.			
	ECCP2 ⁽¹⁾	0	0	DIG	ECCP2 compare output and PWM output; takes priority over port data.			
		1	I	ST	ECCP2 capture input.			
	P2A ⁽¹⁾	0	0	DIG	ECCP2 Enhanced PWM output, channel A. May be configured for tri-state during Enhanced PWM shutdown events. Takes priority over port data.			
RC2/ECCP1/	RC2	0	0	DIG	LATC<2> data output.			
P1A		1	I	ST	PORTC<2> data input.			
	ECCP1	0	0	DIG	ECCP1 compare output and PWM output; takes priority over port data.			
		1	I	ST	ECCP1 capture input.			
	P1A	0	0	DIG	ECCP1 Enhanced PWM output, channel A. May be configured for tri-state during Enhanced PWM shutdown events. Takes priority over port data.			
RC3/SCK1/	RC3	0	0	DIG	LATC<3> data output.			
SCL1		1	I	ST	PORTC<3> data input.			
	SCK1			DIG	SPI clock output (MSSP1 module); takes priority over port data.			
		1	Ι	ST	SPI clock input (MSSP1 module).			
	SCL1	0	0	DIG	I ² C [™] clock output (MSSP1 module); takes priority over port data.			
		1	Ι	ST	I ² C clock input (MSSP1 module); input type depends on module setting.			
RC4/SDI1/	RC4	0	0	DIG	LATC<4> data output.			
SDA1		1	I	ST	PORTC<4> data input.			
	SDI1	1	I	ST	SPI data input (MSSP1 module).			
	SDA1	1	0	DIG	I ² C data output (MSSP1 module); takes priority over port data.			
		1	I	ST	I ² C data input (MSSP1 module); input type depends on module setting.			
RC5/SDO1	RC5	0	0	DIG	LATC<5> data output.			
		1	I	ST	PORTC<5> data input.			
	SDO1	0	0	DIG	SPI data output (MSSP1 module); takes priority over port data.			
RC6/TX1/CK1	RC6	0	0	DIG	LATC<6> data output.			
		1	I	ST	PORTC<6> data input.			
	TX1	1	0	DIG	Synchronous serial data output (EUSART1 module); takes priority over port data			
	CK1	1	0	DIG	Synchronous serial data input (EUSART1 module). User must configure as an input.			
		1	I	ST	Synchronous serial clock input (EUSART1 module).			
RC7/RX1/DT1	RC7	0	0	DIG	LATC<7> data output.			
		1	Ι	ST	PORTC<7> data input.			
	RX1	1	Ι	ST	Asynchronous serial receive data input (EUSART1 module).			
	DT1	1	0	DIG	Synchronous serial data output (EUSART1 module); takes priority over port data.			
		1	Ι	ST	Synchronous serial data input (EUSART1 module). User must configure as an input.			

TABLE 10-7: PORTC FUNCTIONS

Legend: O = Output, I = Input, ANA = Analog Signal, DIG = Digital Output, ST = Schmitt Buffer Input,

x = Don't care (TRIS bit does not affect port direction or is overridden for this option).

Note 1: Default assignment for ECCP2/P2A when CCP2MX Configuration bit is set.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page:
PORTC	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	66
LATC	LATC7	LATC6	LATC5	LATC4	LATC3	LATC2	LATC1	LATC0	66
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	65

TABLE 10-8: SUMMARY OF REGISTERS ASSOCIATED WITH PORTC

10.5 PORTD, TRISD and LATD Registers

PORTD is implemented as a bidirectional port in two ways:

- 64-pin and 80-pin devices: 3 bits (RD<2:0>)
- 100-pin devices: 8 bits (RD<7:0>)

The corresponding Data Direction register is TRISD. Setting a TRISD bit (= 1) will make the corresponding PORTD pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISD bit (= 0) will make the corresponding PORTD pin an output (i.e., put the contents of the output latch on the selected pin). All pins on PORTD are digital only and tolerate voltages up to 5.5V.

The Output Latch register (LATD) is also memory mapped. Read-modify-write operations on the LATD register read and write the latched output value for PORTD.

All pins on PORTD are implemented with Schmitt Trigger input buffers. Each pin is individually configurable as an input or output.

Note:	These pins are configured as digital inputs
	on any device Reset.

On 100-pin devices, PORTD is multiplexed with the system bus as part of the external memory interface. I/O port and other functions are only available when the interface is disabled by setting the EBDIS bit (MEMCON<7>). When the interface is enabled, PORTD is the low-order byte of the multiplexed address/data bus (AD7:AD0). The TRISD bits are also overridden.

Each of the PORTD pins has a weak internal pull-up. A single control bit can turn on all of the pull-ups. This is performed by setting the RDPU bit (LATA<7>). The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on all device Resets.

On 100-pin devices, PORTD can also be configured to function as an 8-bit wide, parallel microprocessor port by setting the PSPMODE control bit (PSPCON<4>). In this mode, parallel port data takes priority over other digital I/O (but not the external memory interface). When the parallel port is active, the input buffers are TTL. For more information, refer to **Section 10.11** "**Parallel Slave Port**".

EXAMPLE 10-4:	INITIALIZING PORTD

CLRF	PORTD	; Initialize PORTD by ; clearing output
CLRF	LATD	; data latches ; Alternate method
		; to clear output ; data latches
MOVLW	OCFh	; Value used to
		; initialize data ; direction
MOVWF	TRISD	; Set RD<3:0> as inputs ; RD<5:4> as outputs
		; RD<7:6> as inputs

Pin Name	Function	TRIS Setting	I/O	I/O Type	Description
RD0/AD0/PSP0	RD0	0	0	DIG	LATD<0> data output.
(RD0/P1B)		1	I	ST	PORTD<0> data input; weak pull-up when RDPU bit is set.
	AD0 ⁽¹⁾	х	0	DIG	External memory interface, address/data bit 0 output. ⁽²⁾
		х	I	TTL	External memory interface, data bit 0 input. ⁽²⁾
	PSP0 ⁽¹⁾	х	0	DIG	PSP read output data (LATD<0>); takes priority over port data.
		х	I	TTL	PSP write data input.
	P1B ⁽³⁾	0	0	DIG	ECCP1 Enhanced PWM output, channel B; takes priority over port and PSP data. May be configured for tri-state during Enhanced PWM shutdown events.
RD1/AD1/PSP1	RD1	0	0	DIG	LATD<1> data output.
(RD1/ECCP3/		1	I	ST	PORTD<1> data input; weak pull-up when RDPU bit is set.
P3A)	AD1 ⁽¹⁾	х	0	DIG	External memory interface, address/data bit 1 output. ⁽²⁾
		х	I	TTL	External memory interface, data bit 1 input. ⁽²⁾
	PSP1 ⁽¹⁾	х	0	DIG	PSP read output data (LATD<1>); takes priority over port data.
		х	I	TTL	PSP write data input.
	ECCP3 ⁽³⁾	0	0	DIG	ECCP3 compare and PWM output; takes priority over port data.
		1	I	ST	ECCP3 capture input.
	P3A ⁽³⁾ 0		0	DIG	ECCP3 Enhanced PWM output, channel A; takes priority over port and PSP data. May be configured for tri-state during Enhanced PWM shutdown events.
RD2/AD2/PSP2	RD2	0	0	DIG	LATD<2> data output.
(RD2/CCP4/		1	I	ST	PORTD<2> data input; weak pull-up when RDPU bit is set.
P3D)	AD2 ⁽¹⁾	х	0	DIG	External memory interface, address/data bit 2 output. ⁽²⁾
		х	I	TTL	External memory interface, data bit 2 input. ⁽²⁾
	PSP2 ⁽¹⁾	х	0	DIG	PSP read output data (LATD<2>); takes priority over port data.
		х	I	TTL	PSP write data input.
	CCP4 ⁽³⁾	0	0	DIG	CCP4 compare output and PWM output; takes priority over port data.
		1	I	ST	CCP4 capture input.
	P3D ⁽³⁾	0	0	DIG	ECCP3 Enhanced PWM output, channel D; takes priority over port and PSP data. May be configured for tri-state during Enhanced PWM shutdown events.
RD3/AD3/	RD3 ⁽¹⁾	0	0	DIG	LATD<3> data output.
PSP3 ⁽¹⁾		1	I	ST	PORTD<3> data input; weak pull-up when RDPU bit is set.
	AD3 ⁽¹⁾	х	0	DIG	External memory interface, address/data bit 3 output. ⁽²⁾
		х	I	TTL	External memory interface, data bit 3 input. ⁽²⁾
	PSP3 ⁽¹⁾	х	0	DIG	PSP read output data (LATD<3>); takes priority over port data.
		х	I	TTL	PSP write data input.
RD4/AD4/	RD4 ⁽¹⁾	0	0	DIG	LATD<4> data output.
PSP4/SDO2 ⁽¹⁾		1	I	ST	PORTD<4> data input; weak pull-up when RDPU bit is set.
	AD4 ⁽¹⁾	х	0	DIG	External memory interface, address/data bit 4 output. ⁽²⁾
		х	I	TTL	External memory interface, data bit 4 input. ⁽²⁾
	PSP4 ⁽¹⁾	х	0	DIG	PSP read output data (LATD<4>); takes priority over port data.
		х	I	TTL	PSP write data input.
	SDO2 ⁽¹⁾	0	0	DIG	SPI data output (MSSP2 module); takes priority over port data.

TABLE 10-9: PORTD FUNCTIONS

Legend: O = Output, I = Input, DIG = Digital Output, ST = Schmitt Buffer Input, TTL = TTL Buffer Input,

x = Don't care (TRIS bit does not affect port direction or is overridden for this option).

Note 1: These features or port pins are implemented only on 100-pin devices.

2: External memory interface I/O takes priority over all other digital and PSP I/O.

3: These features are implemented on this pin only on 64-pin devices; for all other devices, they are multiplexed with RE6/RH7 (P1B), RG0 (ECCP3/P3A) or RG3 (CCP4/P3D).

Pin Name	Function	TRIS Setting	I/O	l/O Type	Description
RD5/AD5/	RD5 ⁽¹⁾	0	O DIG LATD<5> data output.		LATD<5> data output.
PSP5/SDI2/		1	I	ST	PORTD<5> data input; weak pull-up when RDPU bit is set.
SDA2 ⁽¹⁾	AD5 ⁽¹⁾	х	0	DIG	External memory interface, address/data bit 5 output. ⁽²⁾
		х	I	TTL	External memory interface, data bit 5 input. ⁽²⁾
	PSP5 ⁽¹⁾	х	0	DIG	PSP read output data (LATD<5>); takes priority over port data.
		х	Ι	TTL	PSP write data input.
	SDI2 ⁽¹⁾	1	Ι	ST	SPI data input (MSSP2 module).
	SDA2 ⁽¹⁾	1	0	DIG	I ² C [™] data output (MSSP2 module); takes priority over port data.
		1	I	ST	I ² C data input (MSSP2 module); input type depends on module setting.
RD6/AD6/	RD6 ⁽¹⁾	0	0	DIG	LATD<6> data output.
PSP6/SCK2/		1	Ι	ST	PORTD<6> data input; weak pull-up when RDPU bit is set.
SCL2 ⁽¹⁾	AD6 ⁽¹⁾	х	0	DIG-3	External memory interface, address/data bit 6 output. ⁽²⁾
		х	I	TTL	External memory interface, data bit 6 input. ⁽²⁾
	PSP6 ⁽¹⁾	х	0	DIG	PSP read output data (LATD<6>); takes priority over port data.
		х		TTL	PSP write data input.
	SCK2 ⁽¹⁾	0	0	DIG	SPI clock output (MSSP2 module); takes priority over port data.
		1	Ι	ST	SPI clock input (MSSP2 module).
	SCL2 ⁽¹⁾	0	0	DIG	I ² C clock output (MSSP2 module); takes priority over port data.
		1	Ι	ST	I ² C clock input (MSSP2 module); input type depends on module setting.
RD7/A <u>D7/</u>	RD7 ⁽¹⁾	0	0	DIG	LATD<7> data output.
PSP7/SS2 ⁽¹⁾		1	Ι	ST	PORTD<7> data input; weak pull-up when RDPU bit is set.
	AD7 ⁽¹⁾	х	0	DIG	External memory interface, address/data bit 7 output. ⁽²⁾
		х	I	TTL	External memory interface, data bit 7 input. ⁽²⁾
	PSP7 ⁽¹⁾	х	0	DIG	PSP read output data (LATD<7>); takes priority over port data.
		х	Ι	TTL	PSP write data input.
	SS2 ⁽¹⁾	х	I	TTL	Slave select input for MSSP2 module.

TABLE 10-9: PORTD FUNCTIONS (CONTINUED)

Legend: O = Output, I = Input, DIG = Digital Output, ST = Schmitt Buffer Input, TTL = TTL Buffer Input, x = Don't care (TRIS bit does not affect port direction or is overridden for this option).

x = Don't care (TRIS bit does not allect poil direction of its overholden for this optio

Note 1: These features or port pins are implemented only on 100-pin devices.

2: External memory interface I/O takes priority over all other digital and PSP I/O.

3: These features are implemented on this pin only on 64-pin devices; for all other devices, they are multiplexed with RE6/RH7 (P1B), RG0 (ECCP3/P3A) or RG3 (CCP4/P3D).

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page:
PORTD	RD7 ⁽¹⁾	RD6 ⁽¹⁾	RD5 ⁽¹⁾	RD4 ⁽¹⁾	RD3 ⁽¹⁾	RD2	RD1	RD0	66
LATD	LATD7 ⁽¹⁾	LATD6 ⁽¹⁾	LATD5 ⁽¹⁾	LATD4 ⁽¹⁾	LATD3 ⁽¹⁾	LATD2	LATD1	LATD0	66
TRISD	TRISD7 ⁽¹⁾	TRISD6 ⁽¹⁾	TRISD5 ⁽¹⁾	TRISD4 ⁽¹⁾	TRISD3 ⁽¹⁾	TRISD2	TRISD1	TRISD0	65
LATA	RDPU	REPU	LATA5	LATA4	LATA3	LATA2	LATA1	LATA0	66

Legend: Shaded cells are not used by PORTD.

Note 1: Unimplemented on 64-pin and 80-pin devices; read as '0'.

10.6 PORTE, TRISE and LATE Registers

PORTE is implemented as a bidirectional port in two different ways:

- 64-pin devices: 6 bits wide (RE<5:0>)
- 80-pin and 100-pin devices: 8 bits wide (RE<7:0>)

The corresponding Data Direction register is TRISE. Setting a TRISE bit (= 1) will make the corresponding PORTE pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISE bit (= 0) will make the corresponding PORTE pin an output (i.e., put the contents of the output latch on the selected pin). All pins on PORTE are digital only and tolerate voltages up to 5.5V.

The Output Latch register (LATE) is also memory mapped. Read-modify-write operations on the LATE register read and write the latched output value for PORTE.

All pins on PORTE are implemented with Schmitt Trigger input buffers. Each pin is individually configurable as an input or output.

Note:	These pins are configured as digital inputs
	on any device Reset.

On 100-pin devices, PORTE is multiplexed with the system bus as part of the external memory interface. I/O port and other functions are only available when the interface is disabled by setting the EBDIS bit (MEMCON<7>). When the interface is enabled, PORTE is the high-order byte of the multiplexed address/data bus (AD15:AD8). The TRISE bits are also overridden.

Each of the PORTE pins has a weak internal pull-up. A single control bit can turn on all of the pull-ups. This is performed by setting bit REPU (LATA<6>). The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on all device Resets.

PORTE is also multiplexed with Enhanced PWM outputs B and C for ECCP1 and ECCP3 and outputs B, C and D for ECCP2. For 80-pin and 100-pin devices, their default assignments are on PORTE<6:0>. For 64-pin devices, their default assignments are on PORTE<5:0> and PORTD<0>. On 80-pin and 100-pin devices, the multiplexing for the outputs of ECCP1 and ECCP3 is controlled by the ECCPMX Configuration bit. Clearing this bit reassigns the P1B/P1C and P3B/P3C outputs to PORTH.

For 80-pin and 100-pin devices operating in Microcontroller mode, pin RE7 can be configured as the alternate peripheral pin for the ECCP2 module and Enhanced PWM output 2A. This is done by clearing the CCP2MX Configuration bit.

When the Parallel Slave Port is active on PORTD, three of the PORTE pins (RE0, RE1 and RE2) are configured as digital control inputs for the port. The control functions are summarized in Table 10-11. The reconfiguration occurs automatically when the PSPMODE control bit (PSPCON<4>) is set. Users must still make certain the corresponding TRISE bits are set to configure these pins as digital inputs.

EXAMPLE 10-5: INITIALIZING PORTE

CLRF	PORTE	; Initialize PORTE by ; clearing output : data latches
CLRF	LATE	; Alternate method ; to clear output
MOVLW	03h	; data latches ; Value used to
MOVWF	TRISE	; initialize data ; direction ; Set RE<1:0> as inputs ; RE<7:2> as outputs

Pin Name	Function	TRIS Setting	I/O	I/O Type	Description
RE0/AD8/RD/	RE0	0	0	DIG	LATE<0> data output.
P2D		1		ST	PORTE<0> data input; weak pull-up when REPU bit is set.
	AD8 ⁽¹⁾	х	0	DIG	External memory interface, address/data bit 8 output. ⁽²⁾
		х	Ι	TTL	External memory interface, data bit 8 input. ⁽²⁾
	RD ⁽⁶⁾	1	Ι	TTL	Parallel Slave Port read enable control input.
	P2D	0	0	DIG	ECCP2 Enhanced PWM output, channel D; takes priority over port and PSP data. May be configured for tri-state during Enhanced PWM shutdown events.
RE1/AD9/WR/	RE1	0	0	DIG	LATE<1> data output.
P2C		1	Ι	ST	PORTE<1> data input; weak pull-up when REPU bit is set.
	AD9 ⁽¹⁾	х	0	DIG	External memory interface, address/data bit 9 output. ⁽²⁾
		х	Ι	TTL	External memory interface, data bit 9 input. ⁽²⁾
	WR ⁽⁶⁾	1	I	TTL	Parallel Slave Port write enable control input.
	P2C	0	0	DIG	ECCP2 Enhanced PWM output, channel C; takes priority over port and PSP data. May be configured for tri-state during Enhanced PWM shutdown events.
RE2/AD10/CS/	RE2	0	0	DIG	LATE<2> data output.
P2B		1	Ι	ST	PORTE<2> data input; weak pull-up when REPU bit is set.
	AD10 ⁽¹⁾	х	0	DIG	External memory interface, address/data bit 10 output. ⁽²⁾
		х	Ι	TTL	External memory interface, data bit 10 input. ⁽²⁾
	CS ⁽⁶⁾	1	Ι	TTL	Parallel Slave Port chip select control input.
	P2B	0	0	DIG	ECCP2 Enhanced PWM output, channel B; takes priority over port and PSP data. May be configured for tri-state during Enhanced PWM shutdown events.
RE3/AD11/	RE3	0	0	DIG	LATE<3> data output.
P3C		1		ST	PORTE<3> data input; weak pull-up when REPU bit is set.
	AD11 ⁽¹⁾	х	0	DIG	External memory interface, address/data bit 11 output. ⁽²⁾
		х	Ι	TTL	External memory interface, data bit 11 input. ⁽²⁾
	P3C ⁽³⁾	0	0	DIG	ECCP3 Enhanced PWM output, channel C; takes priority over port and PSP data. May be configured for tri-state during Enhanced PWM shutdown events.
RE4/AD12/	RE4	0	0	DIG	LATE<4> data output.
P3B		1	Ι	ST	PORTE<4> data input; weak pull-up when REPU bit is set.
	AD12 ⁽¹⁾	х	0	DIG	External memory interface, address/data bit 12 output. ⁽²⁾
		х	Ι	TTL	External memory interface, data bit 12 input. ⁽²⁾
	P3B ⁽³⁾	0	0	DIG	ECCP3 Enhanced PWM output, channel B; takes priority over port and PSP data. May be configured for tri-state during Enhanced PWM shutdown events.

TABLE 10-11: PORTE FUNCTIONS

Legend: O = Output, I = Input, DIG = Digital Output, ST = Schmitt Buffer Input, TTL = TTL Buffer Input,

x = Don't care (TRIS bit does not affect port direction or is overridden for this option).

Note 1: EMB functions implemented on 100-pin devices only.

2: External memory interface I/O takes priority over all other digital and PSP I/O.

3: Default assignments for P1B/P1C and P3B/P3C when ECCPMX Configuration bit is set (80-pin and 100-pin devices).

4: Unimplemented on 64-pin devices.

5: Alternate assignment for ECCP2/P2A when CCP2MX Configuration bit is cleared (80-pin and 100-pin devices in Microcontroller mode).

6: Unimplemented on 64-pin and 80-pin devices.

Pin Name	Function	TRIS Setting	1/0	I/O Type	Description
RE5/AD13/	RE5	0	0	DIG	LATE<5> data output.
P1C		1	I	ST	PORTE<5> data input; weak pull-up when REPU bit is set.
	AD13 ⁽¹⁾	х	0	DIG	External memory interface, address/data bit 13 output. ⁽²⁾
		х	I	TTL	External memory interface, data bit 13 input. ⁽²⁾
	P1C ⁽³⁾	0	0	DIG	ECCP1 Enhanced PWM output, channel C; takes priority over port and PSP data. May be configured for tri-state during Enhanced PWM shutdown events.
RE6/AD14/	RE6	0	0	DIG	LATE<6> data output.
P1B ⁽⁴⁾		1	I	ST	PORTE<6> data input; weak pull-up when REPU bit is set.
	AD14 ⁽¹⁾	х	0	DIG	External memory interface, address/data bit 14 output. ⁽²⁾
		х	I	TTL	External memory interface, data bit 14 input. ⁽²⁾
	P1B ⁽³⁾	0	0	DIG	ECCP1 Enhanced PWM output, channel B; takes priority over port and PSP data. May be configured for tri-state during Enhanced PWM shutdown events.
RE7/AD15/	RE7	0	0	DIG	LATE<7> data output.
ECCP2/P2A ⁽⁴⁾		1	I	ST	PORTE<7> data input; weak pull-up when REPU bit is set.
	AD15 ⁽¹⁾	х	0	DIG	External memory interface, address/data bit 15 output. ⁽²⁾
		х	Ι	TTL	External memory interface, data bit 15 input. ⁽²⁾
	ECCP2 ⁽⁵⁾	0	0	DIG	ECCP2 compare output and PWM output; takes priority over port data.
		1	Ι	ST	ECCP2 capture input.
	P2A ⁽⁵⁾	0	0	DIG	ECCP2 Enhanced PWM output, channel A; takes priority over port and PSP data. May be configured for tri-state during Enhanced PWM shutdown events.

TABLE 10-11: PORTE FUNCTIONS (CONTINUED)

Legend: O = Output, I = Input, DIG = Digital Output, ST = Schmitt Buffer Input, TTL = TTL Buffer Input,

x = Don't care (TRIS bit does not affect port direction or is overridden for this option).

Note 1: EMB functions implemented on 100-pin devices only.

2: External memory interface I/O takes priority over all other digital and PSP I/O.

3: Default assignments for P1B/P1C and P3B/P3C when ECCPMX Configuration bit is set (80-pin and 100-pin devices).

4: Unimplemented on 64-pin devices.

5: Alternate assignment for ECCP2/P2A when CCP2MX Configuration bit is cleared (80-pin and 100-pin devices in Microcontroller mode).

6: Unimplemented on 64-pin and 80-pin devices.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page:
PORTE	RE7 ⁽¹⁾	RE6 ⁽¹⁾	RE5	RE4	RE3	RE2	RE1	RE0	66
LATE	LATE7 ⁽¹⁾	LATE6 ⁽¹⁾	LATE5	LATE4	LATE3	LATE2	LATE1	LATE0	66
TRISE	TRISE7 ⁽¹⁾	TRISE6 ⁽¹⁾	TRISE5	TRISE4	TRISE3	TRISE2	TRISE1	TRISE0	65
LATA	RDPU	REPU	LATA5	LATA4	LATA3	LATA2	LATA1	LATA0	66

TABLE 10-12: SUMMARY OF REGISTERS ASSOCIATED WITH PORTE

Legend: — = unimplemented, read as '0'. Shaded cells are not used by PORTE.

Note 1: Unimplemented on 64-pin devices; read as '0'.

10.7 PORTF, LATF and TRISF Registers

PORTF is implemented as a bidirectional port in two different ways:

- 64-pin and 80-pin devices: 7 bits wide (RF<7:1>)
- 100-pin devices: 8 bits wide (RF<7:0>)

The corresponding Data Direction register is TRISF. Setting a TRISF bit (= 1) will make the corresponding PORTF pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISF bit (= 0) will make the corresponding PORTF pin an output (i.e., put the contents of the output latch on the selected pin). Only pin 7 of PORTF has no analog input; it is the only pin that can tolerate voltages up to 5.5V.

The Output Latch register (LATF) is also memory mapped. Read-modify-write operations on the LATF register read and write the latched output value for PORTF.

All pins on PORTF are implemented with Schmitt Trigger input buffers. Each pin is individually configurable as an input or output.

PORTF is multiplexed with several analog peripheral functions, including the A/D converter and comparator inputs, as well as the comparator outputs. Pins RF1 through RF6 may be used as comparator inputs or outputs by setting the appropriate bits in the CMCON register. To use RF6:RF1 as digital inputs, it is also necessary to turn off the comparators.

- Note 1: On device Resets, pins RF6:RF1 are configured as analog inputs and are read as '0'.
 - **2:** To configure PORTF as digital I/O, turn off comparators and set ADCON1 value.

EXAMPLE 10-6: INITIALIZING PORTF

CLRF	PORTF	; Initialize PORTF by ; clearing output
		; data latches
CLRF	LATF	; Alternate method
		; to clear output
		; data latches
MOVLW	07h	;
MOVWF	CMCON	; Turn off comparators
MOVLW	OFh	;
MOVWF	ADCON1	; Set PORTF as digital I/O
MOVLW	OCEh	; Value used to
		; initialize data
		; direction
MOVWF	TRISF	; Set RF3:RF1 as inputs
		; RF5:RF4 as outputs
		; RF7:RF6 as inputs

Pin Name	Function	TRIS Setting	I/O	l/O Type	Description
RF0/AN5 ⁽¹⁾	RF0 ⁽¹⁾	0	0	DIG	LATF<0> data output; not affected by analog input.
		1	I	ST	PORTF<0> data input; disabled when analog input enabled.
	AN5 ⁽¹⁾	1	I	ANA	A/D input channel 5. Default configuration on POR.
RF1/AN6/	RF1	0	0	DIG	LATF<1> data output; not affected by analog input.
C2OUT		1	I	ST	PORTF<1> data input; disabled when analog input enabled.
	AN6	1	Ι	ANA	A/D input channel 6. Default configuration on POR.
	C2OUT	0	0	DIG	Comparator 2 output; takes priority over port data.
RF2/AN7/	RF2	0	0	DIG	LATF<2> data output; not affected by analog input.
C1OUT		1	Ι	ST	PORTF<2> data input; disabled when analog input enabled.
	AN7	1	Ι	ANA	A/D input channel 7. Default configuration on POR.
	C10UT	0	0	TTL	Comparator 1 output; takes priority over port data.
RF3/AN8	RF3	0	0	DIG	LATF<3> data output; not affected by analog input.
		1	Ι	ST	PORTF<3> data input; disabled when analog input enabled.
	AN8	1	Ι	ANA	A/D input channel 8 and comparator C2+ input. Default input configuration on POR; not affected by analog output.
RF4/AN9	RF4	0	0	DIG	LATF<4> data output; not affected by analog input.
		1	I	ST	PORTF<4> data input; disabled when analog input enabled.
	AN9	1	Ι	ANA	A/D input channel 9 and comparator C2- input. Default input configuration on POR; does not affect digital output.
RF5/AN10/ CVREF	RF5	0	0	DIG	LATF<5> data output; not affected by analog input. Disabled when CVREF output enabled.
		1	-	ST	PORTF<5> data input; disabled when analog input enabled. Disabled when CVREF output enabled.
	AN10	1	I	ANA	A/D input channel 10 and comparator C1+ input. Default input configuration on POR.
	CVREF	х	0	ANA	Comparator voltage reference output. Enabling this feature disables digital I/O.
RF6/AN11	RF6	0	0	DIG	LATF<6> data output; not affected by analog input.
		1	Ι	ST	PORTF<6> data input; disabled when analog input enabled.
	AN11	1	I	ANA	A/D input channel 11 and comparator C1- input. Default input configuration on POR; does not affect digital output.
RF7/SS1	RF7	0	0	DIG	LATF<7> data output.
		1	Ι	ST	PORTF<7> data input.
	SS1	1	1	TTL	Slave select input for MSSP1 module.

TABLE 10-13: PORTF FUNCTIONS

Legend: O = Output, I = Input, ANA = Analog Signal, DIG = Digital Output, ST = Schmitt Buffer Input, TTL = TTL Buffer Input, x = Don't care (TRIS bit does not affect port direction or is overridden for this option).

Note 1: Implemented on 100-pin devices only.

TABLE 10-14: SUMMARY OF REGISTERS ASSOCIATED WITH PORTF

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page:
PORTF	RF7	RF6	RF5	RF4	RF3	RF2	RF1	RF0 ⁽¹⁾	66
LATF	LATF7	LATF6	LATF5	LATF4	LATF3	LATF2	LATF1	LATF0 ⁽¹⁾	66
TRISF	TRISF7	TRISF6	TRISF5	TRISF4	TRISF3	TRISF2	TRISF1	TRISF0 ⁽¹⁾	65
ADCON1	—	—	VCFG1	VCFG0	PCFG3	PCFG2	PCFG1	PCFG0	64
CMCON	C2OUT	C10UT	C2INV	C1INV	CIS	CM2	CM1	CM0	64
CVRCON	CVREN	CVROE	CVRR	CVRSS	CVR3	CVR2	CVR1	CVR0	64

Legend: — = unimplemented, read as '0'. Shaded cells are not used by PORTF.

Note 1: Implemented on 100-pin devices only.

10.8 PORTG, TRISG and LATG Registers

Depending on the particular device, PORTG is implemented as a bidirectional port in one of three ways:

- 64-pin devices: 1 bit wide (RG<4>)
- 80-pin devices: 5 bits wide (RG<4:0>)
- 100-pin devices: 8 bits wide (RG<7:0>)

The corresponding Data Direction register is TRISG. Setting a TRISG bit (= 1) will make the corresponding PORTG pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISG bit (= 0) will make the corresponding PORTG pin an output (i.e., put the contents of the output latch on the selected pin). All pins on PORTG are digital only and tolerate voltages up to 5.5V.

The Output Latch register (LATG) is also memory mapped. Read-modify-write operations on the LATG register read and write the latched output value for PORTG.

PORTG is multiplexed with EUSART2 functions on 80-pin and 100-pin devices (Table 10-15). PORTG pins have Schmitt Trigger input buffers.

When enabling peripheral functions, care should be taken in defining TRIS bits for each PORTG pin. Some peripherals override the TRIS bit to make a pin an output, while other peripherals override the TRIS bit to make a pin an input. The user should refer to the corresponding peripheral section for the correct TRIS bit settings. The pin override value is not loaded into the TRIS register. This allows read-modify-write of the TRIS register without concern due to peripheral overrides.

		INTRALIZING FORTO
CLRF	PORTG	; Initialize PORTG by ; clearing output
CLRF	LATG	; to clear output
MOVLW	04h	; data latches ; Value used to ; initialize data
MOVWF	TRISG	; direction ; Set RG1:RG0 as outputs ; RG2 as input ; RG4:RG3 as inputs

EXAMPLE 10-7: INITIALIZING PORTG

Pin Name	Function	TRIS Setting	I/O	l/O Type	Description
RG0/ECCP3/	RG0 ⁽¹⁾	0	0	DIG	LATG<0> data output.
P3A ⁽¹⁾		1	I	ST	PORTG<0> data input.
	ECCP3 ⁽¹⁾	0	0	DIG	ECCP3 compare and PWM output; takes priority over port data.
		1	I	ST	ECCP3 capture input.
	P3A ⁽¹⁾	0	0	DIG	ECCP3 Enhanced PWM output, channel A; takes priority over port and PSP data. May be configured for tri-state during Enhanced PWM shutdown events.
RG1/TX2/	RG1 ⁽¹⁾	0	0	DIG	LATG<1> data output.
CK2 ⁽¹⁾		1	I	ST	PORTG<1> data input.
	TX2 ⁽¹⁾	1	0	DIG	Synchronous serial data output (EUSART2 module); takes priority over port data.
	CK2 ⁽¹⁾	1	0	DIG	Synchronous serial data input (EUSART2 module). User must configure as an input.
		1	-	ST	Synchronous serial clock input (EUSART2 module).
RG2/RX2/	RG2 ⁽¹⁾	0	0	DIG	LATG<2> data output.
DT2 ⁽¹⁾		1	I	ST	PORTG<2> data input.
	RX2 ⁽¹⁾	1	I	ST	Asynchronous serial receive data input (EUSART2 module).
	DT2 ⁽¹⁾	1	0	DIG	Synchronous serial data output (EUSART2 module); takes priority over port data.
		1	I	ST	Synchronous serial data input (EUSART2 module). User must configure as an input.
RG3/CCP4/	RG3 ⁽¹⁾	0	0	DIG	LATG<3> data output.
P3D ⁽¹⁾		1	I	ST	PORTG<3> data input.
	CCP4 ⁽¹⁾	0	0	DIG	CCP4 compare output and PWM output; takes priority over port data.
		1	I	ST	CCP4 capture input.
	P3D ⁽¹⁾	0	0	DIG	ECCP3 Enhanced PWM output, channel D; takes priority over port and PSP data. May be configured for tri-state during Enhanced PWM shutdown events.
RG4/CCP5/	RG4	0	0	DIG	LATG<4> data output.
P1D		1	I	ST	PORTG<4> data input.
	CCP5	0	0	DIG	CCP5 compare output and PWM output; takes priority over port data.
		1	I	ST	CCP5 capture input.
	P1D	0	0	DIG	ECCP1 Enhanced PWM output, channel D; takes priority over port and PSP data. May be configured for tri-state during Enhanced PWM shutdown events.
RG5 ⁽²⁾	RG5 ⁽²⁾	0	0	DIG	LATG<0> data output.
		1	Ι	ST	PORTG<0> data input.
RG6 ⁽²⁾	RG6 ⁽²⁾	0	0	DIG	LATG<0> data output.
		1	Ι	ST	PORTG<0> data input.
RG7 ⁽²⁾	RG7 ⁽²⁾	0	0	DIG	LATG<0> data output.
		1	I	ST	PORTG<0> data input.

TABLE 10-15: PORTG FUNCTIONS

Legend: O = Output, I = Input, DIG = Digital Output, ST = Schmitt Buffer Input,

x = Don't care (TRIS bit does not affect port direction or is overridden for this option).

Note 1: Implemented on 80-pin and 100-pin devices only.

2: Implemented on 100-pin devices only.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page:
PORTG	RG7 ⁽¹⁾	RG6 ⁽¹⁾	RG5 ⁽¹⁾	RG4	RG3 ⁽²⁾	RG2 ⁽²⁾	RG1 ⁽²⁾	RG0 ⁽²⁾	66
LATG	LATG7 ⁽¹⁾	LATG6 ⁽¹⁾	LATG5 ⁽¹⁾	LATG4	LATG3 ⁽²⁾	LATG2 ⁽²⁾	LATG1 ⁽²⁾	LATG0 ⁽²⁾	66
TRISG	TRISG7 ⁽¹⁾	TRISG6 ⁽¹⁾	TRISG5 ⁽¹⁾	TRISG4	TRISG3(2)	TRISG2 ⁽²⁾	TRISG1 ⁽²⁾	TRISG0 ⁽²⁾	65

TABLE 10-16: SUMMARY OF REGISTERS ASSOCIATED WITH PORTG

Note 1: Implemented on 100-pin devices only.

2: Implemented on 80-pin and 100-pin devices only.

10.9 PORTH, LATH and TRISH Registers

Note:	PORTH is available only on 80-pin and						
	100-pin devices.						

PORTH is an 8-bit wide, bidirectional I/O port; it is fully implemented on 80-pin and 100-pin devices. The corresponding Data Direction register is TRISH. Setting a TRISH bit (= 1) will make the corresponding PORTH pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISH bit (= 0) will make the corresponding PORTH pin an output (i.e., put the contents of the output latch on the selected pin). PORTH<3:0> pins are digital only and tolerate voltages up to 5.5V.

The Output Latch register (LATH) is also memory mapped. Read-modify-write operations on the LATH register read and write the latched output value for PORTH.

All pins on PORTH are implemented with Schmitt Trigger input buffers. Each pin is individually configurable as an input or output. When the external memory interface is enabled, four of the PORTH pins function as the high-order address lines for the interface. The address output from the interface takes priority over other digital I/O. The corresponding TRISH bits are also overridden.

PORTH pins, RH4 through RH7, are multiplexed with analog converter inputs. The operation of these pins as analog inputs is selected by clearing or setting the PCFG3:PCFG0 control bits in the ADCON1 register.

PORTH can also be configured as the alternate Enhanced PWM output channels B and C for the ECCP1 and ECCP3 modules. This is done by clearing the ECCPMX Configuration bit.

EXAMP	LE 10-8:	INITIALIZING PORTH
CLRF	PORTH	; Initialize PORTH by
		; clearing output
		; data latches
CLRF	LATH	; Alternate method
		; to clear output
		; data latches
MOVLW	OFh	; Configure PORTH as
MOVWF	ADCON1	; digital I/O
MOVLW	OCFh	; Value used to
		; initialize data
		; direction
MOVWF	TRISH	; Set RH3:RH0 as inputs
		; RH5:RH4 as outputs
		; RH7:RH6 as inputs

Pin Name	Function	TRIS Setting	I/O	l/O Type	Description
RH0/A16	RH0	0	0	DIG	LATH<0> data output.
		1	I	ST	PORTH<0> data input.
	A16 ⁽¹⁾	x	0	DIG	External memory interface, address line 16. Takes priority over port data.
Pin Name Function Setting I/O RH0/A16 RH0 0 0 A16 ⁽¹⁾ X 0 RH1/A17 RH1 0 0 A17 ⁽¹⁾ X 0 1		DIG	LATH<1> data output.		
			PORTH<1> data input.		
	A17 ⁽¹⁾	х	0	DIG	External memory interface, address line 17. Takes priority over port data.
RH2/A18	RH2	0	0	DIG	LATH<2> data output.
		1	I	ST	PORTH<2> data input.
	A18 ⁽¹⁾	х	0	DIG	External memory interface, address line 18. Takes priority over port data.
RH3/A19	RH3	0	0	DIG	LATH<3> data output.
		1	Ι	ST	PORTH<3> data input.
	A19 ⁽¹⁾	х	0	DIG	External memory interface, address line 19. Takes priority over port data.
RH4/AN12/P3C	RH4	0	0	DIG	LATH<4> data output.
		1	I	ST	PORTH<4> data input.
	AN12		I	ANA	A/D input channel 12. Default input configuration on POR; does not affect digital output.
	P3C ⁽²⁾	0	0	DIG	ECCP3 Enhanced PWM output, channel C; takes priority over port and PSP data. May be configured for tri-state during Enhanced PWM shutdown events.
RH5/AN13/P3B	RH5	0	0	DIG	LATH<5> data output.
		1	I	ST	PORTH<5> data input.
	AN13		I	ANA	A/D input channel 13. Default input configuration on POR; does not affect digital output.
	P3B ⁽²⁾	0	0	DIG	ECCP3 Enhanced PWM output, channel B; takes priority over port and PSP data. May be configured for tri-state during Enhanced PWM shutdown events.
RH6/AN14/P1C	RH6	0	0	DIG	LATH<6> data output.
		1	Ι	ST	PORTH<6> data input.
	AN14		I	ANA	A/D input channel 14. Default input configuration on POR; does not affect digital output.
	P1C ⁽²⁾	0	0	DIG	ECCP1 Enhanced PWM output, channel C; takes priority over port and PSP data. May be configured for tri-state during Enhanced PWM shutdown events.
RH7/AN15/P1B	RH7	0	0	DIG	LATH<7> data output.
		1	I	ST	PORTH<7> data input.
	AN15		I	ANA	A/D input channel 15. Default input configuration on POR; does not affect digital output.
	P1B ⁽²⁾	0	0	DIG	ECCP1 Enhanced PWM output, channel B; takes priority over port and PSP data. May be configured for tri-state during Enhanced PWM shutdown events.

TABLE 10-17: PORTH FUNCTIONS

Legend: O = Output, I = Input, ANA = Analog Signal, DIG = Digital Output, ST = Schmitt Buffer Input, x = Don't care (TRIS bit does not affect port direction or is overridden for this option).

Note 1: Unimplemented on 80-pin devices.

2: Alternate assignments for P1B/P1C and P3B/P3C when ECCPMX Configuration bit is cleared (80-pin and 100-pin devices only). Default assignments are PORTE<6:3>.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page:
PORTH	RH7	RH6	RH5	RH4	RH3	RH2	RH1	RH0	66
LATH	LATH7	LATH6	LATH5	LATH4	LATH3	LATH2	LATH1	LATH0	65
TRISH	TRISH7	TRISH6	TRISH5	TRISH4	TRISH3	TRISH2	TRISH1	TRISH0	65

TABLE 10-18: SUMMARY OF REGISTERS ASSOCIATED WITH PORTH

10.10 PORTJ, TRISJ and LATJ Registers

Note:	PORTJ is	available	only	on	80-pin	and
	100-pin de	vices.				

PORTJ is implemented as a bidirectional port in two different ways:

- 80-pin devices: 2 bits wide (RJ<5:4>)
- 100-pin devices: 8 bits wide (RJ<7:0>)

The corresponding Data Direction register is TRISJ. Setting a TRISJ bit (= 1) will make the corresponding PORTJ pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISJ bit (= 0) will make the corresponding PORTJ pin an output (i.e., put the contents of the output latch on the selected pin). All pins on PORTJ are digital only and tolerate voltages up to 5.5V.

The Output Latch register (LATJ) is also memory mapped. Read-modify-write operations on the LATJ register read and write the latched output value for PORTJ.

All pins on PORTJ are implemented with Schmitt Trigger input buffers. Each pin is individually configurable as an input or output.

Note: These pins are configured as digital inputs on any device Reset.

When the external memory interface is enabled, all of the PORTJ pins function as control outputs for the interface. This occurs automatically when the interface is enabled by clearing the EBDIS control bit (MEMCON<7>). The TRISJ bits are also overridden.

Each of the PORTJ pins has a weak internal pull-up. A single control bit can turn on all the pull-ups. This is performed by setting bit, RJPU (PORTA<7>). The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on all device Resets.

EXAMPLE 10-9: INITIALIZING PORTJ

CLRF	PORTJ	; Initialize PORTG by ; clearing output : data latches
CLRF	LATJ	; Alternate method
		; to clear output ; data latches
MOVLW	OCFh	; Value used to ; initialize data
		; direction
MOVWF	TRISJ	; Set RJ3:RJ0 as inputs ; RJ5:RJ4 as output
		; RJ7:RJ6 as inputs

Pin Name	Function	TRIS Setting	I/O	I/O Type	Description
RJ0/ALE ⁽¹⁾	RJ0 ⁽¹⁾	0	0	DIG	LATJ<0> data output.
		1	Ι	ST	PORTJ<0> data input; weak pull-up when RJPU bit is set.
	ALE ⁽¹⁾	Х	0	DIG	External memory interface address latch enable control output; takes priority over digital I/O.
RJ1/OE ⁽¹⁾	RJ1 ⁽¹⁾	0	0	DIG	LATJ<1> data output.
		1	I	ST	PORTJ<1> data input; weak pull-up when RJPU bit is set.
	OE ⁽¹⁾	Х	0	DIG	External memory interface output enable control output; takes priority over digital I/O.
RJ2/WRL ⁽¹⁾	RJ2 ⁽¹⁾	0	0	DIG	LATJ<2> data output.
		1	I	ST	PORTJ<2> data input; weak pull-up when RJPU bit is set.
WRL ⁽¹⁾		Х	0	DIG	External memory bus write low byte control; takes priority over digital I/O.
RJ3/WRH ⁽¹⁾	RJ3 ⁽¹⁾	0	0	DIG	LATJ<3> data output.
		1	I	ST	PORTJ<3> data input; weak pull-up when RJPU bit is set.
-	WRH ⁽¹⁾	Х	0	DIG	External memory interface write high byte control output; takes priority over digital I/O.
RJ4/BA0	RJ4	0	0	DIG	LATJ<4> data output.
		1	Ι	ST	PORTJ<4> data input; weak pull-up when RJPU bit is set.
	BA0 ⁽²⁾	Х	0	DIG	External memory interface byte address 0 control output; takes priority over digital I/O.
RJ5/CE	RJ5	0	0	DIG	LATJ<5> data output.
		1	I	ST	PORTJ<5> data input; weak pull-up when RJPU bit is set.
	CE ⁽²⁾	х	0	DIG	External memory interface chip enable control output; takes priority over digital I/O.
RJ6/LB ⁽¹⁾	RJ6 ⁽¹⁾	0	0	DIG	LATJ<6> data output.
		1	I	ST	PORTJ<6> data input; weak pull-up when RJPU bit is set.
	LB ⁽¹⁾	Х	0	DIG	External memory interface lower byte enable control output; takes priority over digital I/O.
RJ7/UB ⁽¹⁾	RJ7 ⁽¹⁾	0	0	DIG	LATJ<7> data output.
		1	I	ST	PORTJ<7> data input; weak pull-up when RJPU bit is set.
	UB ⁽¹⁾	Х	0	DIG	External memory interface upper byte enable control output; takes priority over digital I/O.

Legend: O = Output, I = Input, DIG = Digital Output, ST = Schmitt Buffer Input,

x = Don't care (TRIS bit does not affect port direction or is overridden for this option).

Note 1: Implemented on 100-pin devices only.

2: EMB functions are implemented on 100-pin devices only.

TABLE 10-20:	SUMMARY OF REGISTERS ASSOCIATED WITH PORTJ
--------------	--

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page:
PORTJ	RJ7 ⁽¹⁾	RJ6 ⁽¹⁾	RJ5	RJ4	RJ3 ⁽¹⁾	RJ2 ⁽¹⁾	RJ1 ⁽¹⁾	RJ0 ⁽¹⁾	66
LATJ	LATJ7 ⁽¹⁾	LATJ6 ⁽¹⁾	LATJ5	LATJ4	LATJ3 ⁽¹⁾	LATJ2 ⁽¹⁾	LATJ1 ⁽¹⁾	LATJ0 ⁽¹⁾	65
TRISJ	TRISJ7 ⁽¹⁾	TRISJ6 ⁽¹⁾	TRISJ5	TRISJ4	TRISJ3 ⁽¹⁾	TRISJ2 ⁽¹⁾	TRISJ1 ⁽¹⁾	TRISJ0 ⁽¹⁾	65
PORTA	RJPU	_	RA5	RA4	RA3	RA2	RA1	RA0	66

Legend: — = unimplemented, read as '0'. Shaded cells are not used by PORTJ.

Note 1: Implemented on 100-pin devices only.

10.11 Parallel Slave Port

Note:	The Parallel Slave Port is only implemented
	in 100-pin devices.

PORTD can also function as an 8-bit wide, Parallel Slave Port, or microprocessor port, when control bit, PSPMODE (PSPCON<4>), is set. It is asynchronously readable and writable by the external world through the RD control input pin, RE0/AD8/RD/P2D and WR control input pin, RE1/AD9//WR/P2C.

Note:	The Parallel Slave Port is available only in
	Microcontroller mode.

The PSP can directly interface to an 8-bit microprocessor data bus. The external microprocessor can read or write the PORTD latch as an 8-bit latch. Setting bit, PSPMODE, enables port pin RE0/AD8/RD/P2D to be the RD input, RE1/AD9//WR/P2C to be the WR input and RE2/AD10//CS/P2B to be the CS (Chip Select) input. For this functionality, the corresponding data direction bits of the TRISE register (TRISE<2:0>) must be configured as inputs (set).

A write to the PSP occurs when both the \overline{CS} and \overline{WR} lines are first detected low and ends when either are detected high. The PSPIF and IBF flag bits are both set when the write ends.


A read from the PSP occurs when both the $\overline{\text{CS}}$ and $\overline{\text{RD}}$ lines are first detected low. The data in PORTD is read out and the OBF bit is set. If the user writes new data to PORTD to set OBF, the data is immediately read out; however, the OBF bit is not set.

When either the \overline{CS} or \overline{RD} lines is detected high, the PORTD pins return to the input state and the PSPIF bit is set. User applications should wait for PSPIF to be set before servicing the PSP. When this happens, the IBF and OBF bits can be polled and the appropriate action taken.

The timing for the control signals in Write and Read modes is shown in Figure 10-3 and Figure 10-4, respectively.

FIGURE 10-2: PORTD AND PORTE

BLOCK DIAGRAM (PARALLEL SLAVE PORT)



REGISTER 10-1: PSPCON: PARALLEL SLAVE PORT CONTROL REGISTER

R-0	R-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0
IBF	OBF	IBOV	PSPMODE	—	—	-	—
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	iown
bit 7	IBF: Input But	ffer Full Status	bit				
		is been receive		ng to be read l	by the CPU		
		as been receiv					
bit 6		Buffer Full Stat					
		it buffer still ho it buffer has be		ly written word			
bit 5		uffer Overflow					
bit 5	•			out word bac n	ot been read (m	ust be cleared	in coffwara)
	1 = A white oc0 = No overflo				ot been lead (iii		in sollware)
bit 4	PSPMODE: F	arallel Slave F	ort Mode Sele	ect bit			
	1 = Parallel S	lave Port mode	9				
	0 = General F	Purpose I/O mo	de				
bit 3-0	Unimplemen	ted: Read as '	0'				

FIGURE 10-3: PARALLEL SLAVE PORT WRITE WAVEFORMS

	Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 G
cs –	
WR	
RD -	
PORTD<7:0> -	
IBF	
OBF	
PSPIF	




TABLE 10-21: REGISTERS ASSOCIATED WITH PARALLEL SLAVE PORT

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page:
PORTD	RD7	RD6	RD5	RD4	RD3	RD2	RD1	RD0	66
LATD	LATD7	LATD6	LATD5	LATD4	LATD3	LATD2	LATD1	LATD0	66
TRISD	TRISD7	TRISD6	TRISD5	TRISD4	TRISD3	TRISD2	TRISD1	TRISD0	65
PORTE	RE7	RE6	RE5	RE4	RE3	RE2	RE1	RE0	66
LATE	LATE7	LATE6	LATE5	LATE4	LATE3	LATE2	LATE1	LATE0	66
TRISE	TRISE7	TRISE6	TRISE5	TRISE4	TRISE3	TRISE2	TRISE1	TRISE0	65
PSPCON	IBF	OBF	IBOV	PSPMODE	_	_	—	_	65
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	63
PIR1	PSPIF	ADIF	RC1IF	TX1IF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	65
PIE1	PSPIE	ADIE	RC1IE	TX1IE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	65
IPR1	PSPIP	ADIP	RC1IP	TX1IP	SSP1IP	CCP1IP	TMR2IP	TMR1IP	65

Legend: — = unimplemented, read as '0'. Shaded cells are not used by the Parallel Slave Port.

NOTES:

11.0 TIMER0 MODULE

The Timer0 module incorporates the following features:

- Software selectable operation as a timer or counter in both 8-bit or 16-bit modes
- · Readable and writable registers
- Dedicated, 8-bit, software programmable prescaler
- Selectable clock source (internal or external)
- Edge select for external clock
- · Interrupt on overflow

The T0CON register (Register 11-1) controls all aspects of the module's operation, including the prescale selection. It is both readable and writable.

A simplified block diagram of the Timer0 module in 8-bit mode is shown in Figure 11-1. Figure 11-2 shows a simplified block diagram of the Timer0 module in 16-bit mode.

REGISTER 11-1: TOCON: TIMERO CONTROL REGISTER

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	
TMR0ON	T08BIT	TOCS	TOSE	PSA	T0PS2	T0PS1	T0PS0	
bit 7 bit 0								

Legend:									
R = Reada	ble bit	W = Writable bit	U = Unimplemented bit,	read as '0'					
-n = Value	at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown					
bit 7	TMR0ON	I: Timer0 On/Off Control bit							
		les Timer0							
	0 = Stops	s Timer0							
bit 6	T08BIT:	Timer0 8-Bit/16-Bit Control b	it						
		r0 is configured as an 8-bit ti r0 is configured as a 16-bit ti							
bit 5		mer0 Clock Source Select bi							
on o	1 = Transition on TOCKI pin								
		nal instruction cycle clock (C	LKO)						
bit 4	T0SE: Timer0 Source Edge Select bit								
	1 = Incre	ment on high-to-low transitic	n on T0CKI pin						
	0 = Incre	ment on low-to-high transitio	n on T0CKI pin						
bit 3	PSA: Tim	PSA: Timer0 Prescaler Assignment bit							
	1 = TImer0 prescaler is NOT assigned. Timer0 clock input bypasses prescaler.								
	0 = Time	0 = Timer0 prescaler is assigned. Timer0 clock input comes from prescaler output.							
bit 2-0	T0PS2:T	0PS0: Timer0 Prescaler Sel	ect bits						
	111 = 1: 2	256 Prescale value							
		128 Prescale value							
		64 Prescale value							
		32 Prescale value							
		16 Prescale value B Prescale value							
		Prescale value							
	000 = 1:2								

11.1 Timer0 Operation

Timer0 can operate as either a timer or a counter; the mode is selected with the TOCS bit (TOCON<5>). In Timer mode (TOCS = 0), the module increments on every clock by default unless a different prescaler value is selected (see **Section 11.3 "Prescaler"**). If the TMR0 register is written to, the increment is inhibited for the following two instruction cycles. The user can work around this by writing an adjusted value to the TMR0 register.

The Counter mode is selected by setting the T0CS bit (= 1). In this mode, Timer0 increments either on every rising or falling edge of pin RA4/T0CKI. The incrementing edge is determined by the Timer0 Source Edge Select bit, T0SE (T0CON<4>); clearing this bit selects the rising edge. Restrictions on the external clock input are discussed below.

An external clock source can be used to drive Timer0; however, it must meet certain requirements to ensure that the external clock can be synchronized with the internal phase clock (Tosc). There is a delay between synchronization and the onset of incrementing the timer/counter.

11.2 Timer0 Reads and Writes in 16-Bit Mode

TMR0H is not the actual high byte of Timer0 in 16-bit mode. It is actually a buffered version of the real high byte of Timer0 which is not directly readable nor writable (refer to Figure 11-2). TMR0H is updated with the contents of the high byte of Timer0 during a read of TMR0L. This provides the ability to read all 16 bits of Timer0 without having to verify that the read of the high and low byte were valid, due to a rollover between successive reads of the high and low byte.

Similarly, a write to the high byte of Timer0 must also take place through the TMR0H Buffer register. The high byte is updated with the contents of TMR0H when a write occurs to TMR0L. This allows all 16 bits of Timer0 to be updated at once.

FIGURE 11-1: TIMER0 BLOCK DIAGRAM (8-BIT MODE)





FIGURE 11-2: TIMER0 BLOCK DIAGRAM (16-BIT MODE)



11.3 Prescaler

An 8-bit counter is available as a prescaler for the Timer0 module. The prescaler is not directly readable or writable. Its value is set by the PSA and T0PS2:T0PS0 bits (T0CON<3:0>) which determine the prescaler assignment and prescale ratio.

Clearing the PSA bit assigns the prescaler to the Timer0 module. When it is assigned, prescale values from 1:2 through 1:256 in power-of-2 increments are selectable.

When assigned to the Timer0 module, all instructions writing to the TMR0 register (e.g., CLRF TMR0, MOVWF TMR0, BSF TMR0, etc.) clear the prescaler count.

Note: Writing to TMR0 when the prescaler is assigned to Timer0 will clear the prescaler count but will not change the prescaler assignment.

11.3.1 SWITCHING PRESCALER ASSIGNMENT

The prescaler assignment is fully under software control and can be changed "on-the-fly" during program execution.

11.4 Timer0 Interrupt

The TMR0 interrupt is generated when the TMR0 register overflows from FFh to 00h in 8-bit mode, or from FFFFh to 0000h in 16-bit mode. This overflow sets the TMR0IF flag bit. The interrupt can be masked by clearing the TMR0IE bit (INTCON<5>). Before re-enabling the interrupt, the TMR0IF bit must be cleared in software by the Interrupt Service Routine.

Since Timer0 is shut down in Sleep mode, the TMR0 interrupt cannot awaken the processor from Sleep.

TABLE II-I. REGISTERS ASSOCIATED WITH HMERU									
Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page:
TMR0L	Timer0 Register Low Byte								
TMR0H	Timer0 Register High Byte								64
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	63
INTCON2	RBPU	INTEDG0	INTEDG1	INTEDG2	INTEDG3	TMR0IP	INT3IP	RBIP	63
T0CON	TMR0ON	T08BIT	TOCS	T0SE	PSA	T0PS2	T0PS1	T0PS0	64
TRISA	—	_	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	65

 TABLE 11-1:
 REGISTERS ASSOCIATED WITH TIMER0

Legend: — = unimplemented, read as '0'. Shaded cells are not used by Timer0.

NOTES:

12.0 TIMER1 MODULE

The Timer1 timer/counter module incorporates these features:

- Software selectable operation as a 16-bit timer or counter
- Readable and writable 8-bit registers (TMR1H and TMR1L)
- Selectable clock source (internal or external) with device clock or Timer1 oscillator internal options
- Interrupt on overflow
- Reset on ECCP Special Event Trigger
- Device clock status flag (T1RUN)

A simplified block diagram of the Timer1 module is shown in Figure 12-1. A block diagram of the module's operation in Read/Write mode is shown in Figure 12-2.

The module incorporates its own low-power oscillator to provide an additional clocking option. The Timer1 oscillator can also be used as a low-power clock source for the microcontroller in power-managed operation.

Timer1 can also be used to provide Real-Time Clock (RTC) functionality to applications with only a minimal addition of external components and code overhead.

Timer1 is controlled through the T1CON Control register (Register 12-1). It also contains the Timer1 Oscillator Enable bit (T1OSCEN). Timer1 can be enabled or disabled by setting or clearing control bit, TMR1ON (T1CON<0>).

R/W-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
RD16	T1RUN	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N
bit 7							bit 0

REGISTER 12-1: T1CON: TIMER1 CONTROL REGISTER

Legend:										
R = Readal	ole bit	W = Writable bit	U = Unimplemented bit, read as '0'							
-n = Value a	at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown						
bit 7	RD16 : 1	6-Bit Read/Write Mode Enal	ble bit							
	1 = Ena	bles register read/write of Ti	imer1 in one 16-bit operation							
		-	imer1 in two 8-bit operations							
bit 6	T1RUN:	Timer1 System Clock Statu	s bit							
	1 = Dev	ice clock is derived from Tin	ner1 oscillator							
	0 = Dev	ice clock is derived from and	other source							
bit 5-4	T1CKPS	T1CKPS1:T1CKPS0: Timer1 Input Clock Prescale Select bits								
		Prescale value								
		Prescale value								
		Prescale value Prescale value								
hit 0		N: Timer1 Oscillator Enable	, hit							
bit 3		r1 oscillator is enabled								
		er1 oscillator is shut off								
			resistor are turned off to elimin	nate power drain.						
bit 2		TISYNC: Timer1 External Clock Input Synchronization Select bit								
		MR1CS = 1:	,							
		ot synchronize external cloo								
	0 = Sync	chronize external clock input	t							
		When TMR1CS = 0:								
		-	nternal clock when TMR1CS =	= 0.						
bit 1		3: Timer1 Clock Source Sele								
			D/T13CKI pin (on the rising edg	ge)						
		rnal clock (Fosc/4)								
bit 0		N: Timer1 On bit								
	1 = Ena 0 = Stop	bles Timer1								

12.1 Timer1 Operation

Timer1 can operate in one of these modes:

- Timer
- Synchronous Counter
- Asynchronous Counter

The operating mode is determined by the clock select bit, TMR1CS (T1CON<1>). When TMR1CS is cleared (= 0), Timer1 increments on every internal instruction

cycle (Fosc/4). When the bit is set, Timer1 increments on every rising edge of the Timer1 external clock input or the Timer1 oscillator, if enabled.

When Timer1 is enabled, the RC1/T1OSI and RC0/T1OSO/T13CKI pins become inputs. This means the values of TRISC<1:0> are ignored and the pins are read as '0'.




FIGURE 12-2: TIMER1 BLOCK DIAGRAM (16-BIT READ/WRITE MODE)




FIGURE 12-1: TIMER1 BLOCK DIAGRAM

12.2 Timer1 16-Bit Read/Write Mode

Timer1 can be configured for 16-bit reads and writes (see Figure 12-2). When the RD16 control bit (T1CON<7>) is set, the address for TMR1H is mapped to a buffer register for the high byte of Timer1. A read from TMR1L will load the contents of the high byte of Timer1 into the Timer1 High Byte Buffer register. This provides the user with the ability to accurately read all 16 bits of Timer1 without having to determine whether a read of the high byte, followed by a read of the low byte, has become invalid due to a rollover between reads.

A write to the high byte of Timer1 must also take place through the TMR1H Buffer register. The Timer1 high byte is updated with the contents of TMR1H when a write occurs to TMR1L. This allows a user to write all 16 bits to both the high and low bytes of Timer1 at once.

The high byte of Timer1 is not directly readable or writable in this mode. All reads and writes must take place through the Timer1 High Byte Buffer register. Writes to TMR1H do not clear the Timer1 prescaler. The prescaler is only cleared on writes to TMR1L.

12.3 Timer1 Oscillator

An on-chip crystal oscillator circuit is incorporated between pins T1OSI (input) and T1OSO (amplifier output). It is enabled by setting the Timer1 Oscillator Enable bit, T1OSCEN (T1CON<3>). The oscillator is a low-power circuit rated for 32 kHz crystals. It will continue to run during all power-managed modes. The circuit for a typical LP oscillator is shown in Figure 12-3. Table 12-1 shows the capacitor selection for the Timer1 oscillator.

The user must provide a software time delay to ensure proper start-up of the Timer1 oscillator.

FIGURE 12-3: EXTERNAL COMPONENTS FOR THE TIMER1 OSCILLATOR




TABLE 12-1: CAPACITOR SELECTION FOR THETIMEROSCILLATOR^(2,3,4)

Oscillator Type	Freq.	Freq. C1							
LP	32 kHz	27 pF ⁽¹⁾	27 pF ⁽¹⁾						
Note 1: Microchip suggests these values as a starting point in validating the oscillator circuit.									
c	Higher capacitance increases the stability of the oscillator but also increases the start-up time.								
t a	Since each resonator/crystal has its own characteristics, the user should consult the resonator/crystal manufacturer for appropriate values of external components.								
	Capacitor valuonly.	es are for des	ign guidance						

12.3.1 USING TIMER1 AS A CLOCK SOURCE

The Timer1 oscillator is also available as a clock source in power-managed modes. By setting the Clock Select bits, SCS1:SCS0 (OSCCON<1:0>), to '01', the device switches to SEC_RUN mode; both the CPU and peripherals are clocked from the Timer1 oscillator. If the IDLEN bit (OSCCON<7>) is cleared and a SLEEP instruction is executed, the device enters SEC_IDLE mode. Additional details are available in **Section 3.0 "Power-Managed Modes"**.

Whenever the Timer1 oscillator is providing the clock source, the Timer1 system clock status flag, T1RUN (T1CON<6>), is set. This can be used to determine the controller's current clocking mode. It can also indicate the clock source being currently used by the Fail-Safe Clock Monitor. If the Clock Monitor is enabled and the Timer1 oscillator fails while providing the clock, polling the T1RUN bit will indicate whether the clock is being provided by the Timer1 oscillator or another source.


12.3.2 TIMER1 OSCILLATOR LAYOUT CONSIDERATIONS

The Timer1 oscillator circuit draws very little power during operation. Due to the low-power nature of the oscillator, it may also be sensitive to rapidly changing signals in close proximity.

The oscillator circuit, shown in Figure 12-3, should be located as close as possible to the microcontroller. There should be no circuits passing within the oscillator circuit boundaries other than Vss or VDD.

If a high-speed circuit must be located near the oscillator (such as the ECCP1 pin in Output Compare or PWM mode, or the primary oscillator using the OSC2 pin), a grounded guard ring around the oscillator circuit, as shown in Figure 12-4, may be helpful when used on a single-sided PCB or in addition to a ground plane.





12.4 Timer1 Interrupt

The TMR1 register pair (TMR1H:TMR1L) increments from 0000h to FFFFh and rolls over to 0000h. The Timer1 interrupt, if enabled, is generated on overflow which is latched in interrupt flag bit, TMR1IF (PIR1<0>). This interrupt can be enabled or disabled by setting or clearing the Timer1 Interrupt Enable bit, TMR1IE (PIE1<0>).

12.5 Resetting Timer1 Using the ECCPx Special Event Trigger

If ECCP1 or ECCP2 is configured to use Timer1 and to generate a Special Event Trigger in Compare mode (CCPxM3:CCPxM0 = 1011), this signal will reset Timer3. The trigger from ECCP2 will also start an A/D conversion if the A/D module is enabled (see **Section 17.2.1 "Special Event Trigger"** for more information).

The module must be configured as either a timer or a synchronous counter to take advantage of this feature. When used this way, the CCPRxH:CCPRxL register pair effectively becomes a Period register for Timer1.

If Timer1 is running in Asynchronous Counter mode, this Reset operation may not work.

In the event that a write to Timer1 coincides with a Special Event Trigger, the write operation will take precedence.

Note: The Special Event Triggers from the ECCPx module will not set the TMR1IF interrupt flag bit (PIR1<0>).

12.6 Using Timer1 as a Real-Time Clock

Adding an external LP oscillator to Timer1 (such as the one described in **Section 12.3 "Timer1 Oscillator**") gives users the option to include RTC functionality to their applications. This is accomplished with an inexpensive watch crystal to provide an accurate time base and several lines of application code to calculate the time. When operating in Sleep mode and using a battery or supercapacitor as a power source, it can completely eliminate the need for a separate RTC device and battery backup.

The application code routine, RTCisr, shown in Example 12-1, demonstrates a simple method to increment a counter at one-second intervals using an Interrupt Service Routine. Incrementing the TMR1 register pair to overflow triggers the interrupt and calls the routine which increments the seconds counter by one. Additional counters for minutes and hours are incremented as the previous counter overflows.

Since the register pair is 16 bits wide, counting up to overflow the register directly from a 32.768 kHz clock would take 2 seconds. To force the overflow at the required one-second intervals, it is necessary to preload it. The simplest method is to set the MSb of TMR1H with a BSF instruction. Note that the TMR1L register is never preloaded or altered; doing so may introduce cumulative error over many cycles.

For this method to be accurate, Timer1 must operate in Asynchronous mode and the Timer1 overflow interrupt must be enabled (PIE1<0> = 1), as shown in the routine, RTCinit. The Timer1 oscillator must also be enabled and running at all times.

12.7 Considerations in Asynchronous Counter Mode

Following a Timer1 interrupt and an update to the TMR1 registers, the Timer1 module uses a falling edge on its clock source to trigger the next register update on the rising edge. If the update is completed after the clock input has fallen, the next rising edge will not be counted.

If the application can reliably update TMR1 before the timer input goes low, no additional action is needed. Otherwise, an adjusted update can be performed following a later Timer1 increment. This can be done by monitoring TMR1L within the interrupt routine until it increments, and then updating the TMR1H:TMR1L register pair while the clock is low, or one-half of the period of the clock source. Assuming that Timer1 is being used as a Real-Time Clock, the clock source is a 32.768 kHz crystal oscillator. In this case, one-half period of the clock is 15.25 μ s.

The Real-Time Clock application code in Example 12-1 shows a typical ISR for Timer1, as well as the optional code required if the update cannot be done reliably within the required interval.

	14-1. 11		A REAL-TIME CLOCK USING A TIMERT INTERRUPT SERVICE
RTCinit			
	MOVLW	80h	; Preload TMR1 register pair
	MOVWF	TMR1H	; for 1 second overflow
	CLRF	TMR1L	
	MOVLW	b'00001111'	; Configure for external clock,
	MOVWF	T1CON	; Asynchronous operation, external oscillator
	CLRF	secs	; Initialize timekeeping registers
	CLRF	mins	;
	MOVLW	.12	
	MOVWF	hours	
	BSF	PIE1, TMR1IE	; Enable Timer1 interrupt
	RETURN		
RTCisr			
			; Insert the next 4 lines of code when TMR1
			; can not be reliably updated before clock pulse goes low
	BTFSC	TMR1L,0	; wait for TMR1L to become clear
	BRA	\$-2	; (may already be clear)
	BTFSS	TMR1L,0	; wait for TMR1L to become set
	BRA	\$-2	; TMR1 has just incremented
			; If TMR1 update can be completed before clock pulse goes lo
			; Start ISR here
	BSF	TMR1H, 7	; Preload for 1 sec overflow
	BCF	PIR1, TMR1IF	; Clear interrupt flag
	INCF	secs, F	; Increment seconds
	MOVLW	.59	; 60 seconds elapsed?
	CPFSGT	secs	
	RETURN		; No, done
	CLRF	secs	; Clear seconds
	INCF	- 1	; Increment minutes
	MOVLW	.59	; 60 minutes elapsed?
	CPFSGT	mins	
	RETURN		; No, done
	CLRF	mins	; clear minutes
	INCF	hours, F	; Increment hours
	MOVLW	.23	; 24 hours elapsed?
	CPFSGT	hours	
	RETURN		; No, done
	CLRF	hours	; Reset hours
	RETURN		; Done

EXAMPLE 12-1: IMPLEMENTING A REAL-TIME CLOCK USING A TIMER1 INTERRUPT SERVICE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page:
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	63
PIR1	PSPIF	ADIF	RC1IF	TX1IF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	65
PIE1	PSPIE	ADIE	RC1IE	TX1IE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	65
IPR1	PSPIP	ADIP	RC1IP	TX1IP	SSP1IP	CCP1IP	TMR2IP	TMR1IP	65
TMR1L	Timer1 Reg	gister Low By	/te						64
TMR1H	Timer1 Register High Byte								64
T1CON	RD16 T1RUN T1CKPS1 T1CKPS0 T1OSCEN T1SYNC TMR1CS TMR1ON							64	
Legend:	Shaded cells	s are not use	d by the Tin	ner1 module			-	•	•

Legend: Shaded cells are not used by the Timer1 module.

^{© 2009} Microchip Technology Inc.

NOTES:

13.0 TIMER2 MODULE

The Timer2 timer module incorporates the following features:

- 8-Bit Timer and Period registers (TMR2 and PR2, respectively)
- Readable and writable (both registers)
- Software programmable prescaler (1:1, 1:4 and 1:16)
- Software programmable postscaler (1:1 through 1:16)
- · Interrupt on TMR2 to PR2 match
- Optional use as the shift clock for the MSSPx modules

The module is controlled through the T2CON register (Register 13-1) which enables or disables the timer and configures the prescaler and postscaler. Timer2 can be shut off by clearing control bit, TMR2ON (T2CON<2>), to minimize power consumption.

A simplified block diagram of the module is shown in Figure 13-1.

13.1 Timer2 Operation

In normal operation, TMR2 is incremented from 00h on each clock (Fosc/4). A 4-bit counter/prescaler on the clock input gives direct input, divide-by-4 and divide-by-16 prescale options. These options are prescaler selected by the control bits, T2CKPS1:T2CKPS0 (T2CON<1:0>). The value of TMR2 is compared to that of the Period register, PR2, on each clock cycle. When the two values match, the comparator generates a match signal as the timer output. This signal also resets the value of TMR2 to 00h on the next cycle and drives the output counter/postscaler (see Section 13.2 "Timer2 Interrupt").

The TMR2 and PR2 registers are both directly readable and writable. The TMR2 register is cleared on any device Reset, while the PR2 register initializes at FFh. Both the prescaler and postscaler counters are cleared on the following events:

- a write to the TMR2 register
- · a write to the T2CON register
- any device Reset (Power-on Reset, MCLR Reset, Watchdog Timer Reset or Brown-out Reset)

TMR2 is not cleared when T2CON is written.

REGISTER 13-1: T2CON: TIMER2 CONTROL REGISTER

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
_	T2OUTPS3	T2OUTPS2	T2OUTPS1	T2OUTPS0	TMR2ON	T2CKPS1	T2CKPS0			
bit 7							bit 0			
1										
Legend:										
R = Readable	e bit	W = Writable	bit	U = Unimpler	nented bit, read	l as '0'				
-n = Value at POR		'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown			
bit 7	Unimplemented: Read as '0'									
bit 6-3	T2OUTPS3:T	20UTPS0: Tin	ner2 Output P	ostscale Selec	t bits					
	0000 = 1:1 P	ostscale								
	0001 = 1:2 P	ostscale								
	•									
	•									
	•									
	1111 = 1:16 F									
bit 2	TMR2ON: Tin	ner2 On bit								
		1 = Timer2 is on								
	0 = Timer2 is off									
bit 1-0	T2CKPS1:T2	CKPS0: Timer	2 Clock Presc	ale Select bits						
	00 = Prescale	er is 1								
	01 = Prescale									
	1x = Prescale	er is 16								

13.2 Timer2 Interrupt

Timer2 can also generate an optional device interrupt. The Timer2 output signal (TMR2 to PR2 match) provides the input for the 4-bit output counter/postscaler. This counter generates the TMR2 match interrupt flag which is latched in TMR2IF (PIR1<1>). The interrupt is enabled by setting the TMR2 Match Interrupt Enable bit, TMR2IE (PIE1<1>).

A range of 16 postscale options (from 1:1 through 1:16 inclusive) can be selected with the postscaler control bits, T2OUTPS3:T2OUTPS0 (T2CON<6:3>).

13.3 Timer2 Output

The unscaled output of TMR2 is available primarily to the CCP modules, where it is used as a time base for operations in PWM mode.

Timer2 can be optionally used as the shift clock source for the MSSPx modules operating in SPI mode. Additional information is provided in Section 19.0 "Master Synchronous Serial Port (MSSP) Module".




FIGURE 13-1: TIMER2 BLOCK DIAGRAM

TABLE 13-1: REGISTERS ASSOCIATED WITH TIMER2 AS A TIMER/COUNTER

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page:
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INTOIE	RBIE	TMR0IF	INT0IF	RBIF	63
PIR1	PSPIF	ADIF	RC1IF	TX1IF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	65
PIE1	PSPIE	ADIE	RC1IE	TX1IE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	65
IPR1	PSPIP	ADIP	RC1IP	TX1IP	SSP1IP	CCP1IP	TMR2IP	TMR1IP	65
TMR2	Timer2 Reg	jister							64
T2CON	_	T2OUTPS3	T2OUTPS2	T2OUTPS1	T2OUTPS0	TMR2ON	T2CKPS1	T2CKPS0	64
PR2	Timer2 Peri	iod Register							64

Legend: — = unimplemented, read as '0'. Shaded cells are not used by the Timer2 module.

14.0 TIMER3 MODULE

The Timer3 timer/counter module incorporates these features:

- Software selectable operation as a 16-bit timer or counter
- Readable and writable 8-bit registers (TMR3H and TMR3L)
- Selectable clock source (internal or external) with device clock or Timer1 oscillator internal options
- Interrupt on overflow
- Module Reset on CCPx/ECCPx Special Event Trigger

A simplified block diagram of the Timer3 module is shown in Figure 14-1. A block diagram of the module's operation in Read/Write mode is shown in Figure 14-2.

The Timer3 module is controlled through the T3CON register (Register 14-1). It also selects the clock source options for the CCPx and ECCPx modules; see Section 16.1.1 "CCPx/ECCPx Modules and Timer Resources" for more information.

REGISTER 14-1: T3CON: TIMER3 CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
RD16	T3CCP2	T3CKPS1	T3CKPS0	T3CCP1	T3SYNC	TMR3CS	TMR3ON
bit 7							bit 0

Legend:									
R = Readable bit -n = Value at POR		W = Writable bit	U = Unimplemented bit, read as '0'						
		'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown					
bit 7	RD16 : 16	-Bit Read/Write Mode Enab	le hit						
		1 = Enables register read/write of Timer3 in one 16-bit operation							
		0 = Enables register read/write of Timer3 in two 8-bit operations							
bit 6,3	T3CCP2:	T3CCP2:T3CCP1: Timer3 and Timer1 to CCPx/ECCPx Enable bits							
	11 = Tim e	11 = Timer3 and Timer4 are the clock sources for all CCPx/ECCPx modules							
	10 = Time	10 = Timer3 and Timer4 are the clock sources for ECCP3, CCP4 and CCP5;							
		Timer1 and Timer2 are the clock sources for ECCP1 and ECCP2							
		01 = Timer3 and Timer4 are the clock sources for ECCP2, ECCP3, CCP4 and CCP5; Timer1 and Timer2 are the clock sources for ECCP1							
		0.0 = Timer1 and Timer2 are the clock sources for all CCP1							
bit 5-4		T3CKPS1:T3CKPS0: Timer3 Input Clock Prescale Select bits							
511 5-4		11 = 1:8 Prescale value							
		10 = 1:4 Prescale value							
	01 = 1:2	01 = 1:2 Prescale value							
	00 = 1:1	00 = 1:1 Prescale value							
bit 2		T3SYNC: Timer3 External Clock Input Synchronization Select bit							
		(not usable if the device clock comes from Timer1/Timer3)							
		<u>When TMR3CS = 1:</u>							
		 Do not synchronize external clock input Synchronize external clock input 							
	-	When TMR3CS = 0 :							
		This bit is ignored. Timer3 uses the internal clock when TMR3CS = 0 .							
bit 1		TMR3CS: Timer3 Clock Source Select bit							
		1 = External clock input from Timer1 oscillator or T13CKI (on the rising edge after the first falling edge							
		0 = Internal clock (Fosc/4)							
bit 0	TMR3ON	TMR3ON: Timer3 On bit							
	1 = Enab	1 = Enables Timer3							
	0 = Stop								

14.1 **Timer3 Operation**

Timer3 can operate in one of three modes:

- Timer
- Synchronous Counter
- Asynchronous Counter

The operating mode is determined by the clock select bit, TMR3CS (T3CON<1>). When TMR3CS is cleared (= 0), Timer3 increments on every internal instruction cycle (Fosc/4). When the bit is set, Timer3 increments on every rising edge of the Timer1 external clock input or the Timer1 oscillator, if enabled.

As with Timer1. the RC1/T10SI and RC0/T10S0/T13CKI pins become inputs when the Timer1 oscillator is enabled. This means the values of TRISC<1:0> are ignored and the pins are read as '0'.





FIGURE 14-2: TIMER3 BLOCK DIAGRAM (16-BIT READ/WRITE MODE)



14.2 Timer3 16-Bit Read/Write Mode

Timer3 can be configured for 16-bit reads and writes (see Figure 14-2). When the RD16 control bit (T3CON<7>) is set, the address for TMR3H is mapped to a buffer register for the high byte of Timer3. A read from TMR3L will load the contents of the high byte of Timer3 into the Timer3 High Byte Buffer register. This provides the user with the ability to accurately read all 16 bits of Timer1 without having to determine whether a read of the high byte, followed by a read of the low byte, has become invalid due to a rollover between reads.

A write to the high byte of Timer3 must also take place through the TMR3H Buffer register. The Timer3 high byte is updated with the contents of TMR3H when a write occurs to TMR3L. This allows a user to write all 16 bits to both the high and low bytes of Timer3 at once.

The high byte of Timer3 is not directly readable or writable in this mode. All reads and writes must take place through the Timer3 High Byte Buffer register.

Writes to TMR3H do not clear the Timer3 prescaler. The prescaler is only cleared on writes to TMR3L.

14.3 Using the Timer1 Oscillator as the Timer3 Clock Source

The Timer1 internal oscillator may be used as the clock source for Timer3. The Timer1 oscillator is enabled by setting the T1OSCEN (T1CON<3>) bit. To use it as the Timer3 clock source, the TMR3CS bit must also be set. As previously noted, this also configures Timer3 to increment on every rising edge of the oscillator source.

The Timer1 oscillator is described in Section 12.0 "Timer1 Module".

14.4 Timer3 Interrupt

The TMR3 register pair (TMR3H:TMR3L) increments from 0000h to FFFFh and overflows to 0000h. The Timer3 interrupt, if enabled, is generated on overflow and is latched in interrupt flag bit, TMR3IF (PIR2<1>). This interrupt can be enabled or disabled by setting or clearing the Timer3 Interrupt Enable bit, TMR3IE (PIE2<1>).

14.5 Resetting Timer3 Using the ECCPx Special Event Trigger

If ECCP1 or ECCP2 is configured to use Timer3 and to generate a Special Event Trigger in Compare mode (CCPxM3:CCPxM0 = 1011), this signal will reset Timer3. The trigger from ECCP2 will also start an A/D conversion if the A/D module is enabled (see **Section 17.2.1 "Special Event Trigger"** for more information).

The module must be configured as either a timer or synchronous counter to take advantage of this feature. When used this way, the CCPRxH:CCPRxL register pair effectively becomes a Period register for Timer3.

If Timer3 is running in Asynchronous Counter mode, the Reset operation may not work.

In the event that a write to Timer3 coincides with a Special Event Trigger from an ECCPx module, the write will take precedence.

Note: The Special Event Triggers from the ECCPx module will not set the TMR3IF interrupt flag bit (PIR2<1>).

TABLE 14-1. REGISTERS ASSOCIATED WITH TIMERS AS A TIMER/COUNTER										
Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page:	
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	63	
PIR2	OSCFIF	CMIF	ETHIF	r	BCL1IF	—	TMR3IF	CCP2IF	65	
PIE2	OSCFIE	CMIE	ETHIE	r	BCL1IE	—	TMR3IE	CCP2IE	65	
IPR2	OSCFIP	CMIP	ETHIP	r	BCL1IP	_	TMR3IP	CCP2IP	65	
TMR3L	Timer3 Register Low Byte									
TMR3H	Timer3 Register High Byte									
T1CON	RD16	T1RUN	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	64	
T3CON	RD16	T3CCP2	T3CKPS1	T3CKPS0	T3CCP1	T3SYNC	TMR3CS	TMR3ON	65	

 TABLE 14-1:
 REGISTERS ASSOCIATED WITH TIMER3 AS A TIMER/COUNTER

Legend: — = unimplemented, read as '0', r = reserved. Shaded cells are not used by the Timer3 module.

NOTES:

15.0 TIMER4 MODULE

The Timer4 module has the following features:

- 8-Bit Timer register (TMR4)
- 8-Bit Period register (PR4)
- Readable and writable (both registers)
- Software programmable prescaler (1:1, 1:4, 1:16)
- Software programmable postscaler (1:1 to 1:16)
- Interrupt on TMR4 match of PR4

Timer4 has a control register shown in Register 15-1. Timer4 can be shut off by clearing control bit, TMR4ON (T4CON<2>), to minimize power consumption. The prescaler and postscaler selection of Timer4 are also controlled by this register. Figure 15-1 is a simplified block diagram of the Timer4 module.

15.1 Timer4 Operation

Timer4 can be used as the PWM time base for the PWM mode of the CCP module. The TMR4 register is readable and writable and is cleared on any device Reset. The input clock (Fosc/4) has a prescale option of 1:1, 1:4 or 1:16, selected by control bits T4CKPS1:T4CKPS0 (T4CON<1:0>). The match output of TMR4 goes through a 4-bit postscaler (which gives a 1:1 to 1:16 scaling inclusive) to generate a TMR4 interrupt, latched in flag bit, TMR4IF (PIR3<3>).

The prescaler and postscaler counters are cleared when any of the following occurs:

- · a write to the TMR4 register
- a write to the T4CON register
- any device Reset (Power-on Reset, MCLR Reset, Watchdog Timer Reset or Brown-out Reset)

TMR4 is not cleared when T4CON is written.

REGISTER 15-1: T4CON: TIMER4 CONTROL REGISTER

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	T4OUTPS3	T4OUTPS2	T4OUTPS1	T4OUTPS0	TMR4ON	T4CKPS1	T4CKPS0
bit 7							bit 0

Legend:					
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 7 Unimplemented: Read as '0'

15.2 Timer4 Interrupt

The Timer4 module has an 8-Bit Period register, PR4, which is both readable and writable. Timer4 increments from 00h until it matches PR4 and then resets to 00h on the next increment cycle. The PR4 register is initialized to FFh upon Reset.

FIGURE 15-1: TIMER4 BLOCK DIAGRAM

15.3 Output of TMR4

The output of TMR4 (before the postscaler) is used only as a PWM time base for the CCPx/ECCPx modules. It is not used as a baud rate clock for the MSSPx modules as is the Timer2 output.




TABLE 15-1: REGISTERS ASSOCIATED WITH TIMER4 AS A TIMER/COUNTER

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page:	
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	63	
IPR3	SSP2IP	BCL2IP	RC2IP	TX2IP	TMR4IP	CCP5IP	CCP4IP	CCP3IP	65	
PIR3	SSP2IF	BCL2IF	RC2IF	TX2IF	TMR4IF	CCP5IF	CCP4IF	CCP3IF	65	
PIE3	SSP2IE	BCL2IE	RC2IE	TX2IE	TMR4IE	CCP5IE	CCP4IE	CCP3IE	65	
TMR4	Timer4 Register									
T4CON	_	T4OUTPS3	T4OUTPS2	T4OUTPS1	T4OUTPS0	TMR4ON	T4CKPS1	T4CKPS0	66	
PR4	Timer4 Period Register									

Legend: — = unimplemented, read as '0'. Shaded cells are not used by the Timer4 module.

16.0 CAPTURE/COMPARE/PWM (CCP) MODULES

Members of the PIC18F97J60 family of devices all have a total of five CCP (Capture/Compare/PWM) modules. Two of these (CCP4 and CCP5) implement standard Capture, Compare and Pulse-Width Modulation (PWM) modes and are discussed in this section. The other three modules (ECCP1, ECCP2, ECCP3) implement standard Capture and Compare modes, as well as Enhanced PWM modes. These are discussed in Section 17.0 "Enhanced Capture/Compare/PWM (ECCP) Modules".

Each CCPx/ECCPx module contains a 16-bit register which can operate as a 16-Bit Capture register, a 16-Bit Compare register or a PWM Master/Slave Duty Cycle register. For the sake of clarity, all CCPx module operation in the following sections is described with respect to CCP4, but is equally applicable to CCP5.

Capture and Compare operations described in this chapter apply to all standard and Enhanced CCPx modules. The operations of PWM mode, described in **Section 16.4 "PWM Mode"**, apply to CCP4 and CCP5 only.

Note: Throughout this section and Section 17.0 "Enhanced Capture/Compare/PWM (ECCP) Modules", references to register and bit names that may be associated with a specific CCP module are referred to generically by the use of 'x' or 'y' in place of the specific module number. Thus, "CCPxCON" might refer to the control register for ECCP1, ECCP2, ECCP3, CCP4 or CCP5.

REGISTER 16-1: CCPxCON: CCPx CONTROL REGISTER (CCP4 AND CCP5)

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
—	—	DCxB1	DCxB0	CCPxM3	CCPxM2	CCPxM1	CCPxM0		
bit 7 bit 0									

Legend:						
R = Readable bit	W = Writable bit	U = Unimplemented bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 7-6	Unimplemented: Read as '0'
bit 5-4	DCxB1:DCxB0: CCPx Module PWM Duty Cycle bit 1 and bit 0
	Capture mode:
	Unused.
	Compare mode:
	Unused.
	PWM mode:
	These bits are the two Least Significant bits (bit 1 and bit 0) of the 10-bit PWM duty cycle. The eight
	Most Significant bits (DCxB9:DCxB2) of the duty cycle are found in CCPRxL.
bit 3-0	CCPxM3:CCPxM0: CCPx Module Mode Select bits
	0000 = Capture/Compare/PWM disabled (resets CCPx module)
	0001 = Reserved
	0010 = Compare mode; toggle output on match (CCPxIF bit is set)
	0011 = Reserved
	0100 = Capture mode; every falling edge
	0101 = Capture mode; every rising edge
	0110 = Capture mode; every 4th rising edge
	0111 = Capture mode; every 16th rising edge
	1000 = Compare mode; initialize CCPx pin low; on compare match, force CCPx pin high
	(CCPxIF bit is set)
	1001 = Compare mode; initialize CCPx pin high; on compare match, force CCPx pin low
	(CCPxIF bit is set)
	1010 = Compare mode; generate software interrupt on compare match (CCPxIF bit is set,
	CCPx pin reflects I/O state)
	1011 = Reserved
	11xx = PWM mode

16.1 CCPx Module Configuration

Each Capture/Compare/PWM module is associated with a control register (generically, CCPxCON) and a data register (CCPRx). The data register, in turn, is comprised of two 8-bit registers: CCPRxL (low byte) and CCPRxH (high byte). All registers are both readable and writable.

16.1.1 CCPx/ECCPx MODULES AND TIMER RESOURCES

The CCPx/ECCPx modules utilize Timers 1, 2, 3 or 4, depending on the mode selected. Timer1 and Timer3 are available to modules in Capture or Compare modes, while Timer2 and Timer4 are available for modules in PWM mode.

TABLE 16-1:CCPx/ECCPx MODE – TIMER
RESOURCE

CCPx/ECCPx Mode	Timer Resource				
Capture	Timer1 or Timer3				
Compare	Timer1 or Timer3				
PWM	Timer2 or Timer4				


The assignment of a particular timer to a module is determined by the timer to CCPx enable bits in the T3CON register (Register 14-1, page 179). Depending on the configuration selected, up to four timers may be active at once, with modules in the same configuration (Capture/Compare or PWM) sharing timer resources. The possible configurations are shown in Figure 16-1.

16.1.2 ECCP2 PIN ASSIGNMENT

The pin assignment for ECCP2 (Capture input, Compare and PWM output) can change based on device configuration. The CCP2MX Configuration bit determines which pin ECCP2 is multiplexed to. By default, it is assigned to RC1 (CCP2MX = 1). If the Configuration bit is cleared, ECCP2 is multiplexed with RE7 on 80-pin and 100-pin devices in Microcontroller mode and RB3 on 100-pin devices in Extended Microcontroller mode.

Changing the pin assignment of ECCP2 does not automatically change any requirements for configuring the port pin. Users must always verify that the appropriate TRIS register is configured correctly for ECCP2 operation regardless of where it is located.

FIGURE 16-1: CCPx/ECCPx AND TIMER INTERCONNECT CONFIGURATIONS



Timer1 is used for all Capture and Compare operations for all CCPx modules. Timer2 is used for PWM operations for all CCPx modules. Modules may share either timer resource as a common time base.

Timer3 and Timer4 are not available.

TMR1 TMR3 ECCP1 ECCP2 ECCP3 CCP4 CCP4 CCP5

T3CCP<2:1> = 01

Timer1 and Timer2 are used for Capture and Compare or PWM operations for ECCP1 only (depending on selected mode).

All other modules use either Timer3 or Timer4. Modules may share either timer resource as a common time base if they are in Capture/Compare or PWM modes. Timer1 and Timer2 are used for Capture and Compare or PWM operations for ECCP1 and ECCP2 only (depending on the mode selected for each module). Both modules may use a timer as a common time base if they are both in Capture/Compare or PWM modes

T3CCP<2:1> = 10

TMR1

ECCP1

ECCP2

TMR2

TMR3

ECCP3

CCP4

CCP5

TMR4

The other modules use either Timer3 or Timer4. Modules may share either timer resource as a common time base if they are in Capture/Compare or PWM modes. TMR2 TMR4 Timer3 is used for all Capture and Compare operations for all CCPx modules. Timer4 is used for PWM operations for all CCPx modules. Modules may share either timer resource as a common time

T3CCP<2:1> = 11

TMR3

ECCP1

ECCP2

ECCP3

CCP4

CCP5

TMR1

Timer1 and Timer2 are not available.

base.

16.2 Capture Mode

In Capture mode, the CCPRxH:CCPRxL register pair captures the 16-bit value of the TMR1 or TMR3 registers when an event occurs on the corresponding CCPx pin. An event is defined as one of the following:

- · every falling edge
- · every rising edge
- every 4th rising edge
- · every 16th rising edge

The event is selected by the mode select bits, CCPxM3:CCPxM0 (CCPxCON<3:0>). When a capture is made, the interrupt request flag bit, CCPxIF, is set; it must be cleared in software. If another capture occurs before the value in register CCPRx is read, the old captured value is overwritten by the new captured value.

16.2.1 CCPx PIN CONFIGURATION

In Capture mode, the appropriate CCPx pin should be configured as an input by setting the corresponding TRIS direction bit.

Note:	If RG4/CCP5/P1D is configured as an							
	output, a write to the port can cause a							
	capture condition.							

16.2.2 TIMER1/TIMER3 MODE SELECTION

The timers that are to be used with the capture feature (Timer1 and/or Timer3) must be running in Timer mode or Synchronized Counter mode. In Asynchronous Counter mode, the capture operation will not work. The timer to be used with each CCPx module is selected in the T3CON register (see Section 16.1.1 "CCPx/ECCPx Modules and Timer Resources").

16.2.3 SOFTWARE INTERRUPT

When the Capture mode is changed, a false capture interrupt may be generated. The user should keep the CCPxIE interrupt enable bit clear to avoid false interrupts. The interrupt flag bit, CCPxIF, should also be cleared following any such change in operating mode.

16.2.4 CCPx PRESCALER


There are four prescaler settings in Capture mode. They are specified as part of the operating mode selected by the mode select bits (CCPxM3:CCPxM0). Whenever the CCPx module is turned off or Capture mode is disabled, the prescaler counter is cleared. This means that any Reset will clear the prescaler counter.

Switching from one capture prescaler to another may generate an interrupt. Also, the prescaler counter will not be cleared; therefore, the first capture may be from a non-zero prescaler. Example 16-1 shows the recommended method for switching between capture prescalers. This example also clears the prescaler counter and will not generate the "false" interrupt.

EXAMPLE 16-1: CHANGING BETWEEN CAPTURE PRESCALERS (CCP5 SHOWN)

CLRF	CCP5CON	;	Turn CCP module off
MOVLW	NEW_CAPT_PS	;	Load WREG with the
		;	new prescaler mode
		;	value and CCP ON
MOVWF	CCP5CON	;	Load CCP5CON with
		;	this value

FIGURE 16-2:	CAPTURE MODE OPERATION BLOCK DIAGRAM



16.3 Compare Mode

In Compare mode, the 16-bit CCPRx register value is constantly compared against either the TMR1 or TMR3 register pair value. When a match occurs, the CCPx pin:

- can be driven high
- · can be driven low
- can be toggled (high-to-low or low-to-high)
- remains unchanged (that is, reflects the state of the I/O latch)

The action on the pin is based on the value of the mode select bits (CCPxM3:CCPxM0). At the same time, the interrupt flag bit, CCPxIF, is set.

16.3.1 CCPx PIN CONFIGURATION

The user must configure the CCPx pin as an output by clearing the appropriate TRIS bit.

Note: Clearing the CCP5CON register will force the RG4 compare output latch (depending on device configuration) to the default low level. This is not the PORTB or PORTC I/O data latch.

16.3.2 TIMER1/TIMER3 MODE SELECTION

Timer1 and/or Timer3 must be running in Timer mode or Synchronized Counter mode if the CCPx module is using the compare feature. In Asynchronous Counter mode, the compare operation may not work.

16.3.3 SOFTWARE INTERRUPT MODE

When the Generate Software Interrupt mode is chosen (CCPxM3:CCPxM0 = 1010), the corresponding CCPx pin is not affected. Only a CCPx interrupt is generated, if enabled and the CCPxIE bit is set.




FIGURE 16-3: COMPARE MODE OPERATION BLOCK DIAGRAM

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page:
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	63
RCON	IPEN	_	CM	RI	TO	PD	POR	BOR	64
PIR1	PSPIF	ADIF	RC1IF	TX1IF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	65
PIE1	PSPIE	ADIE	RC1IE	TX1IE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	65
IPR1	PSPIP	ADIP	RC1IP	TX1IP	SSP1IP	CCP1IP	TMR2IP	TMR1IP	65
PIR2	OSCFIF	CMIF	ETHIF	r	BCL1IF	_	TMR3IF	CCP2IF	65
PIE2	OSCFIE	CMIE	ETHIE	r	BCL1IE	_	TMR3IE	CCP2IE	65
IPR2	OSCFIP	CMIP	ETHIP	r	BCL1IP	_	TMR3IP	CCP2IP	65
PIR3	SSP2IF	BCL2IF	RC2IF	TX2IF	TMR4IF	CCP5IF	CCP4IF	CCP3IF	65
PIE3	SSP2IE	BCL2IE	RC2IE	TX2IE	TMR4IE	CCP5IE	CCP4IE	CCP3IE	65
IPR3	SSP2IP	BCL2IP	RC2IP	TX2IP	TMR4IP	CCP5IP	CCP4IP	CCP3IP	65
TRISG	TRISG7	TRISG6	TRISG5	TRISG4	TRISG3 ⁽¹⁾	TRISG2	TRISG1	TRISG0	65
TMR1L	Timer1 Reg	gister Low B	Byte						64
TMR1H	Timer1 Reg	gister High E	Byte						64
T1CON	RD16	T1RUN	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	64
TMR3H	Timer3 Reg	gister High E	Byte						64
TMR3L	Timer3 Reg	gister Low B	Syte						64
T3CON	RD16	T3CCP2	T3CKPS1	T3CKPS0	T3CCP1	T3SYNC	TMR3CS	TMR3ON	65
CCPR4L	Capture/Co	ompare/PW	M Register	4 Low Byte					66
CCPR4H	Capture/Compare/PWM Register 4 High Byte								
CCPR5L	Capture/Compare/PWM Register 5 Low Byte								
CCPR5H	Capture/Compare/PWM Register 5 High Byte								
CCP4CON			DC4B1	DC4B0	CCP4M3	CCP4M2	CCP4M1	CCP4M0	67
CCP5CON	_	—	DC5B1	DC5B0	CCP5M3	CCP5M2	CCP5M1	CCP5M0	67

TABLE 16-2: REGISTERS ASSOCIATED WITH CAPTURE, COMPARE, TIMER1 AND TIMER3

Legend: — = unimplemented, read as '0', r = reserved. Shaded cells are not used by Capture/Compare, Timer1 or Timer3.

Note 1: This bit is only available in 80-pin and 100-pin devices; otherwise, it is unimplemented and reads as '0'.

16.4 PWM Mode


In Pulse-Width Modulation (PWM) mode, the CCPx pin produces up to a 10-bit resolution PWM output. Since the CCP4 and CCP5 pins are multiplexed with a PORTG data latch, the appropriate TRISG bit must be cleared to make the CCP4 or CCP5 pin an output.

Note:	Clearing the CCP4CON or CCP5CON register will force the RG3 or RG4 output latch (depending on device configuration)
	to the default low level. This is not the PORTG I/O data latch.

Figure 16-4 shows a simplified block diagram of the CCPx module in PWM mode.


For a step-by-step procedure on how to set up a CCPx module for PWM operation, see **Section 16.4.3** "Setup for PWM Operation".

FIGURE 16-4: SIMPLIFIED PWM BLOCK DIAGRAM



A PWM output (Figure 16-5) has a time base (period) and a time that the output stays high (duty cycle). The frequency of the PWM is the inverse of the period (1/period).





16.4.1 PWM PERIOD

The PWM period is specified by writing to the PR2 (PR4) register. The PWM period can be calculated using Equation 16-1:

EQUATION 16-1:

 $PWM Period = [(PR2) + 1] \cdot 4 \cdot TOSC \cdot (TMR2 Prescale Value)$

PWM frequency is defined as 1/[PWM period].


When TMR2 (TMR4) is equal to PR2 (PR4), the following three events occur on the next increment cycle:

- TMR2 (TMR4) is cleared
- The CCPx pin is set (exception: if PWM duty cycle = 0%, the CCPx pin will not be set)
- The PWM duty cycle is latched from CCPRxL into CCPRxH
- Note: The Timer2 and Timer4 postscalers (see Section 13.0 "Timer2 Module" and Section 15.0 "Timer4 Module") are not used in the determination of the PWM frequency. The postscaler could be used to have a servo update rate at a different frequency than the PWM output.

16.4.2 PWM DUTY CYCLE

The PWM duty cycle is specified by writing to the CCPRxL register and to the CCPxCON<5:4> bits. Up to 10-bit resolution is available. The CCPRxL contains the eight MSbs and the CCPxCON<5:4> contains the two LSbs. This 10-bit value is represented by CCPRxL:CCPxCON<5:4>. Equation 16-2 is used to calculate the PWM duty cycle in time.

EQUATION 16-2:



CCPRxL and CCPxCON<5:4> can be written to at any time, but the duty cycle value is not latched into CCPRxH until after a match between PR2 (PR4) and TMR2 (TMR4) occurs (i.e., the period is complete). In PWM mode, CCPRxH is a read-only register.

The CCPRxH register and a 2-bit internal latch are used to double-buffer the PWM duty cycle. This double-buffering is essential for glitchless PWM operation.

When the CCPRxH and 2-bit latch match TMR2 (TMR4), concatenated with an internal 2-bit Q clock or 2 bits of the TMR2 (TMR4) prescaler, the CCPx pin is cleared.

The maximum PWM resolution (bits) for a given PWM frequency is given by Equation 16-3:

EQUATION 16-3:

PWM Resolution (max) =
$$\frac{\log(\frac{FOSC}{FPWM})}{\log(2)}$$
 bits

Note: If the PWM duty cycle value is longer than the PWM period, the CCPx pin will not be cleared.

16.4.3 SETUP FOR PWM OPERATION

The following steps should be taken when configuring the CCPx module for PWM operation:

- 1. Set the PWM period by writing to the PR2 (PR4) register.
- 2. Set the PWM duty cycle by writing to the CCPRxL register and CCPxCON<5:4> bits.
- 3. Make the CCPx pin an output by clearing the appropriate TRIS bit.
- 4. Set the TMR2 (TMR4) prescale value, then enable Timer2 (Timer4) by writing to T2CON (T4CON).
- 5. Configure the CCPx module for PWM operation.

TABLE 16-3: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 40 MHz

PWM Frequency	2.44 kHz	9.77 kHz	39.06 kHz	156.25 kHz	312.50 kHz	416.67 kHz
Timer Prescaler (1, 4, 16)	16	4	1	1	1	1
PR2 Value	FFh	FFh	FFh	3Fh	1Fh	17h
Maximum Resolution (bits)	10	10	10	8	7	6.58

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page:
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	63
RCON	IPEN	—	CM	RI	TO	PD	POR	BOR	64
PIR1	PSPIF	ADIF	RC1IF	TX1IF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	65
PIE1	PSPIE	ADIE	RC1IE	TX1IE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	65
IPR1	PSPIP	ADIP	RC1IP	TX1IP	SSP1IP	CCP1IP	TMR2IP	TMR1IP	65
PIR3	SSP2IF	BCL2IF	RC2IF	TX2IF	TMR4IF	CCP5IF	CCP4IF	CCP3IF	65
PIE3	SSP2IE	BCL2IE	RC2IE	TX2IE	TMR4IE	CCP5IE	CCP4IE	CCP3IE	65
IPR3	SSP2IP	BCL2IP	RC2IP	TX2IP	TMR4IP	CCP5IP	CCP4IP	CCP3IP	65
TRISG	TRISG7	TRISG6	TRISG5	TRISG4	TRISG3 ⁽¹⁾	TRISG2	TRISG1	TRISG0	65
TMR2	Timer2 Reg	jister							64
PR2	Timer2 Peri	iod Register							64
T2CON	—	T2OUTPS3	T2OUTPS2	T2OUTPS1	T2OUTPS0	TMR2ON	T2CKPS1	T2CKPS0	64
TMR4	Timer4 Reg	jister							66
PR4	Timer4 Peri	iod Register							66
T4CON	—	T4OUTPS3	T4OUTPS2	T4OUTPS1	T4OUTPS0	TMR40N	T4CKPS1	T4CKPS0	66
CCPR4L	Capture/Co	ompare/PWN	I Register 4	Low Byte					66
CCPR4H	Capture/Co	ompare/PWN	I Register 4	High Byte					66
CCPR5L	Capture/Co	ompare/PWN	I Register 5	Low Byte					67
CCPR5H	Capture/Co	ompare/PWN	I Register 5	High Byte					67
CCP4CON		_	DC4B1	DC4B0	CCP4M3	CCP4M2	CCP4M1	CCP4M0	67
CCP5CON			DC5B1	DC5B0	CCP5M3	CCP5M2	CCP5M1	CCP5M0	67

TABLE 16-4: REGISTERS ASSOCIATED WITH PWM, TIMER2 AND TIMER4

Legend: — = unimplemented, read as '0'. Shaded cells are not used by PWM, Timer2 or Timer4.

Note 1: This bit is only available in 80-pin and 100-pin devices; otherwise, it is unimplemented and reads as '0'.

17.0 ENHANCED CAPTURE/ COMPARE/PWM (ECCP) MODULES

In the PIC18F97J60 family of devices, three of the CCP modules are implemented as standard CCP modules with Enhanced PWM capabilities. These include the provision for 2 or 4 output channels, user-selectable polarity, dead-band control and automatic shutdown and restart. The Enhanced features are discussed in detail in **Section 17.4 "Enhanced PWM Mode"**. Capture, Compare and single-output PWM functions of the ECCPx modules are the same as described for the standard CCPx modules.

The control register for the Enhanced CCPx module is shown in Register 17-1. It differs from the CCP4CON/ CCP5CON registers in that the two Most Significant bits are implemented to control PWM functionality.

In addition to the expanded range of modes available through the Enhanced CCPxCON register, the ECCPx modules each have two additional registers associated with Enhanced PWM operation and auto-shutdown features. They are:

- ECCPxDEL (Dead-Band Delay)
- ECCPxAS (Auto-Shutdown Configuration)

REGISTER 17-1: CCPxCON: ENHANCED CCPx CONTROL REGISTER (ECCP1/ECCP2/ECCP3)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PxM1	PxM0	DCxB1	DCxB0	CCPxM3	CCPxM2	CCPxM1	CCPxM0
bit 7	•	•	•		•	•	bit (
Legend:							
R = Readabl	e bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'	
-n = Value at	POR	'1' = Bit is set	:	'0' = Bit is cle		x = Bit is unk	nown
bit 7-6	PxM1:PxM0:	Enhanced PW	/M Output Co	onfiguration bits			
	If CCPxM3:C	CPxM2 = 00, 0	<u>)1,10:</u>				
			ture/Compare	e input/output; P	PxB, PxC, PxD a	assigned as po	rt pins
		CPxM2 = 11:			inved on yout a	ine	
				, PxC, PxD ass dulated; P1A a			
				ated with dead-l			ed as port pin
				dulated; P1C a			
bit 5-4	DCxB1:DCx	B0: ECCPx Mo	dule PWM D	uty Cycle bit 1 a	and bit 0		
	Capture mod			, ,			
	Unused.						
	Compare mo	<u>de</u> :					
	Unused.						
	PWM mode:	the 21 She of th		duty cycle. The	9 MSbc of tho du	ity cyclo are fou	nd in CCDDvl
h:+ 0 0						ary cycle are lou	
bit 3-0		PxM0: ECCPx		d (resets ECCP	y modulo)		
	0000 - Cap				x mouule)		
		npare mode; to	agle output o	n match			
	0011 = Cap	ture mode					
		ture mode; eve					
		ture mode; eve					
		ture mode; eve ture mode; eve					
				κ pin low; set οι	utput on compa	re match (set C	CPxIF)
	1001 = Com	npare mode; ini	tialize ECCP	k pin high; clear	output on com	pare match (se	et CCPxIF)
	1010 = Com	npare mode; ge	nerate softwa	re interrupt only	, ECCPx pin re	verts to I/O stat	e)
				event (ECCP)			ts CCPxIF bit
				gh; PxB, PxD a		,	
				gh; PxB, PxD a			
				w; PxB, PxD ac			
	$\perp \perp \perp \perp = PVVI$	vi mode; PXA, I	-xc active-lo	w; PxB, PxD ac	live-low		
Noto 1: Im	anlomontod only	for ECCP1 and		no as '1010' fo			

Note 1: Implemented only for ECCP1 and ECCP2; same as '1010' for ECCP3.

17.1 ECCPx Outputs and Configuration

Each of the Enhanced CCPx modules may have up to four PWM outputs, depending on the selected operating mode. These outputs, designated PxA through PxD, are multiplexed with various I/O pins. Some ECCPx pin assignments are constant, while others change based on device configuration. For those pins that do change, the controlling bits are:

- CCP2MX Configuration bit (80-pin and100-pin devices only)
- ECCPMX Configuration bit (80-pin and100-pin devices only)
- Program memory operating mode set by the EMB Configuration bits (100-pin devices only)

The pin assignments for the Enhanced CCPx modules are summarized in Table 17-1, Table 17-2 and Table 17-3. To configure the I/O pins as PWM outputs, the proper PWM mode must be selected by setting the PxMx and CCPxMx bits (CCPxCON<7:6> and <3:0>, respectively). The appropriate TRIS direction bits for the corresponding port pins must also be set as outputs.

17.1.1 ECCP1/ECCP3 OUTPUTS AND PROGRAM MEMORY MODE

In 100-pin devices, the use of Extended Microcontroller mode has an indirect effect on the ECCP1 and ECCP3 pins in Enhanced PWM modes. By default, PWM outputs, P1B/P1C and P3B/P3C, are multiplexed to PORTE pins, along with the high-order byte of the external memory bus. When the bus is active in Extended Microcontroller mode, it overrides the Enhanced CCPx outputs and makes them unavailable. Because of this, ECCP1 and ECCP3 can only be used in compatible (single output) PWM modes when the device is in Extended Microcontroller mode and default pin configuration.

An exception to this configuration is when a 12-bit address width is selected for the external bus (EMB1:EMB0 Configuration bits = 10). In this case, the upper pins of PORTE continue to operate as digital I/O, even when the external bus is active. P1B/P1C and P3B/P3C remain available for use as Enhanced PWM outputs.

If an application requires the use of additional PWM outputs during Extended Microcontroller mode, the P1B/P1C and P3B/P3C outputs can be reassigned to the upper bits of PORTH. This is done by clearing the ECCPMX Configuration bit.

17.1.2 ECCP2 OUTPUTS AND PROGRAM MEMORY MODES

For 100-pin devices, the program memory mode of the device (Section 5.1.3 "PIC18F9XJ60/9XJ65 Program Memory Modes") also impacts pin multiplexing for the module.

The ECCP2 input/output (ECCP2/P2A) can be multiplexed to one of three pins. The default assignment (CCP2MX Configuration bit is set) for all devices is RC1. Clearing CCP2MX reassigns ECCP2/P2A to RE7 in 80-pin and 100-pin devices.

An additional option exists for 100-pin devices. When these devices are operating in Microcontroller mode, the multiplexing options described above still apply. In Extended Microcontroller mode, clearing CCP2MX reassigns ECCP2/P2A to RB3.

17.1.3 USE OF CCP4 AND CCP5 WITH ECCP1 AND ECCP3

Only the ECCP2 module has four dedicated output pins that are available for use. Assuming that the I/O ports or other multiplexed functions on those pins are not needed, they may be used without interfering with any other CCPx module.

ECCP1 and ECCP3, on the other hand, only have three dedicated output pins: ECCPx/PxA, PxB and PxC. Whenever these modules are configured for Quad PWM mode, the pin normally used for CCP4 or CCP5 becomes the PxD output pin for ECCP3 and ECCP1, respectively. The CCP4 and CCP5 modules remain functional but their outputs are overridden.

17.1.4 ECCPx MODULES AND TIMER RESOURCES

Like the standard CCPx modules, the ECCPx modules can utilize Timers 1, 2, 3 or 4, depending on the mode selected. Timer1 and Timer3 are available for modules in Capture or Compare modes, while Timer2 and Timer4 are available for modules in PWM mode. Additional details on timer resources are provided in Section 16.1.1 "CCPx/ECCPx Modules and Timer Resources".

ECCP Mode	CCP1CON Configuration	RC2	RD0 or RE6 ⁽¹⁾	RE5	RG4	RH7 ⁽²⁾	RH6 ⁽²⁾
				ces, ECCPM	•		
				licrocontrolle ith 12-Bit Ade	er mode or dress Width:		
Compatible CCP	00xx 11xx	ECCP1	RD0/RE6	RE5	RG4/CCP5	RH7/AN15	RH6/AN14
Dual PWM	10xx 11xx	P1A	P1B	RE5	RG4/CCP5	RH7/AN15	RH6/AN14
Quad PWM	x1xx 11xx	P1A	P1B	P1C	P1D	RH7/AN15	RH6/AN14
	100-Pin D		Devices, EC PMX = 0. All	,	mory modes:	:	
Compatible CCP	00xx 11xx	ECCP1	RD0/RE6	RE5/AD13	RG4/CCP5	RH7/AN15	RH6/AN14
Dual PWM	10xx 11xx	P1A	RD0/RE6	RE5/AD13	RG4/CCP5	P1B	RH6/AN14
Quad PWM ⁽³⁾	x1xx 11xx	P1A	RD0/RE6	RE5/AD13	P1D	P1B	P1C
100-Pin Devi	ces, ECCPMX = 1	, Extended I	Microcontrol	ler mode witl	h 16-Bit or 20	-Bit Address	Width:
Compatible CCP	00xx 11xx	ECCP1	RD0/RE6	RE5/AD13	RG4/CCP5	RH7/AN15	RH6/AN14

TABLE 17-1: PIN CONFIGURATIONS FOR ECCP1

Legend: x = Don't care. Shaded cells indicate pin assignments not used by ECCP1 in a given mode.

Note 1: P1B is multiplexed with RD0 on 64-pin devices, and RE6 on 80-pin and 100-pin devices.

- 2: These pin options are not available on 64-pin devices.
- **3:** With ECCP1 in Quad PWM mode, the CCP5 pin's output is overridden by P1D; otherwise, CCP5 is fully operational.

ECCP Mode	CCP2CON Configuration	RB3	RC1	RE7	RE2	RE1	RE0
	All D	evices, CCP	2MX = 1, All F	Program Mem	ory modes:		
Compatible CCP	00xx 11xx	RB3/INT3	ECCP2	RE7	RE2	RE1	RE0
Dual PWM	10xx 11xx	RB3/INT3	P2A	RE7	P2B	RE1	RE0
Quad PWM	x1xx 11xx	RB3/INT3	P2A	RE7	P2B	P2C	P2D
	80-Pin an	d 100-Pin De	vices, CCP2N	/IX = 0, Micro	controller mo	de:	
Compatible CCP	00xx 11xx	RB3/INT3	RC1/T10S1	ECCP2	RE2	RE1	RE0
Dual PWM	10xx 11xx	RB3/INT3	RC1/T10S1	P2A	P2B	RE1	RE0
Quad PWM	x1xx 11xx	RB3/INT3	RC1/T10S1	P2A	P2B	P2C	P2D
	100-Pin I	Devices, CCP	2MX = 0, Ext	ended Microc	ontroller mo	de:	
Compatible CCP	00xx 11xx	ECCP2	RC1/T1OS1	RE7/AD15	RE2/CS	RE1/WR	RE0/RD
Dual PWM	10xx 11xx	P2A	RC1/T1OS1	RE7/AD15	P2B	RE1/WR	RE0/RD
Quad PWM	x1xx 11xx	P2A	RC1/T1OS1	RE7/AD15	P2B	P2C	P2D

TABLE 17-2: PIN CONFIGURATIONS FOR ECCP2

Legend: x = Don't care. Shaded cells indicate pin assignments not used by ECCP2 in a given mode.

ECCP Mode	CCP3CON Configuration	RD1 or RG0 ⁽¹⁾	RE4	RE3	RD2 or RG3 ⁽¹⁾	RH5 ⁽²⁾	RH4 ⁽²⁾
			es; 80-Pin De	•	•		
0						DUEANIA	DUAMANA
Compatible CCP	00xx 11xx	ECCP3	RE4	RE3	RD2/RG3	RH5/AN13	RH4/AN12
Dual PWM	10xx 11xx	P3A	P3B	RE3	RD2/RG3	RH5/AN13	RH4/AN12
Quad PWM	x1xx 11xx	P3A	P3B	P3C	P3D	RH5/AN13	RH4/AN12
	100-Pir		in Devices, E CPMX = 0, A		emory modes	:	
Compatible CCP	00xx 11xx	ECCP3	RE6/AD14	RE5/AD13	RD2/RG3	RH5/AN13	RH4/AN12
Dual PWM	10xx 11xx	P3A	RE6/AD14	RE5/AD13	RD2/RG3	P3B	RH4/AN12
Quad PWM ⁽³⁾	x1xx 11xx	P3A	RE6/AD14	RE5/AD13	P3D	P3B	P3C
100	-Pin Devices, E	CCPMX = 1, E	Extended Mic	rocontroller v	with 12-Bit Ac	Idress Width:	
Compatible CCP	00xx 11xx	ECCP3	RE4/AD12	RE3/AD11	RD2/RG3	RH5/AN13	RH4/AN12
Dual PWM	10xx 11xx	P3A	P3B	RE3/AD11	RD2/RG3	RH5/AN13	RH4/AN12
100-Pin Dev	vices, ECCPMX	= 1, Extende	d Microcontr	oller mode wi	ith 16-Bit or 2	0-Bit Address	s Width:
Compatible CCP	00xx 11xx	ECCP3	RE6/AD14	RE5/AD13	RD2/RG3	RH5/AN13	RH4/AN12

TABLE 17-3: **PIN CONFIGURATIONS FOR ECCP3**

Legend: x = Don't care. Shaded cells indicate pin assignments not used by ECCP3 in a given mode.

Note 1: ECCP3/P3A and CCP4/P3D are multiplexed with RD1 and RD2 on 64-pin devices, and RG0 and RG3 on 80-pin and 100-pin devices.

These pin options are not available on 64-pin devices.

3: With ECCP3 in Quad PWM mode, the CCP4 pin's output is overridden by P3D; otherwise, CCP4 is fully operational.

17.2 **Capture and Compare Modes**

Except for the operation of the Special Event Trigger discussed below, the Capture and Compare modes of the ECCPx modules are identical in operation to that of CCP4. These are discussed in detail in Section 16.2 "Capture Mode" and Section 16.3 "Compare Mode".

SPECIAL EVENT TRIGGER 17.2.1

ECCP1 and ECCP2 incorporate an internal hardware trigger that is generated in Compare mode on a match between the CCPRx register pair and the selected timer. This can be used in turn to initiate an action. This mode is selected by setting CCPxCON<3:0> to '1011'.

The Special Event Trigger output of either ECCP1 or ECCP2 resets the TMR1 or TMR3 register pair, depending on which timer resource is currently selected. This allows the CCPRx register to effectively be a 16-Bit Programmable Period register for Timer1 or Timer3. In addition, the ECCP2 Special Event Trigger will also start an A/D conversion if the A/D module is enabled.

Special Event Triggers are not implemented for ECCP3, CCP4 or CCP5. Selecting the Special Event Trigger mode for these modules has the same effect as selecting the Compare with Software Interrupt mode (CCPxM3:CCPxM0 = 1010).

The Special Event Trigger from ECCP2 Note: will not set the Timer1 or Timer3 interrupt flag bits.

17.3 Standard PWM Mode

When configured in Single Output mode, the ECCPx modules function identically to the standard CCPx modules in PWM mode, as described in Section 16.4 "PWM Mode". This is also sometimes referred to as "Compatible CCP" mode, as in Tables 17-1 through 17-3.

Note: When setting up single output PWM operations, users are free to use either of the processes described in Section 16.4.3 "Setup for PWM Operation" or Section 17.4.9 "Setup for PWM Operation". The latter is more generic but will work for either single or multi-output PWM.

17.4 Enhanced PWM Mode

The Enhanced PWM mode provides additional PWM output options for a broader range of control applications. The module is a backward compatible version of the standard CCPx modules and offers up to four outputs, designated PxA through PxD. Users are also able to select the polarity of the signal (either active-high or active-low). The module's output mode and polarity are configured by setting the PxM1:PxM0 and CCPxM3CCPxM0 bits of the CCPxCON register (CCPxCON<7:6> and <3:0>, respectively).

For the sake of clarity, Enhanced PWM mode operation is described generically throughout this section with respect to ECCP1 and TMR2 modules. Control register names are presented in terms of ECCP1. All three Enhanced modules, as well as the two timer resources, can be used interchangeably and function identically. TMR2 or TMR4 can be selected for PWM operation by selecting the proper bits in T3CON.

Figure 17-1 shows a simplified block diagram of PWM operation. All control registers are double-buffered and are loaded at the beginning of a new PWM cycle (the period boundary when Timer2 resets) in order to prevent glitches on any of the outputs. The exception is the ECCP1 Dead-Band Delay register, ECCP1DEL, which is loaded at either the duty cycle boundary or the boundary period (whichever comes first). Because of the buffering, the module waits until the assigned timer resets instead of starting immediately. This means that

Enhanced PWM waveforms do not exactly match the standard PWM waveforms, but are instead, offset by one full instruction cycle (4 Tosc).

As before, the user must manually configure the appropriate TRIS bits for output.

17.4.1 PWM PERIOD

The PWM period is specified by writing to the PR2 register. The PWM period can be calculated using the following equation:

EQUATION 17-1:


```
PWM Period = [(PR2) + 1] \cdot 4 \cdot TOSC \cdot (TMR2 Prescale Value)
```

PWM frequency is defined as 1/[PWM period]. When TMR2 is equal to PR2, the following three events occur on the next increment cycle:

- · TMR2 is cleared
- The ECCP1 pin is set (if PWM duty cycle = 0%, the ECCP1 pin will not be set)
- The PWM duty cycle is copied from CCPR1L into CCPR1H

Note: The Timer2 postscaler (see Section 13.0 "Timer2 Module") is not used in the determination of the PWM frequency. The postscaler could be used to have a servo update rate at a different frequency than the PWM output.





17.4.2 PWM DUTY CYCLE

The PWM duty cycle is specified by writing to the CCPR1L register and to the CCP1CON<5:4> bits. Up to 10-bit resolution is available. The CCPR1L contains the eight MSbs and the CCP1CON<5:4> bits contain the two LSbs. This 10-bit value is represented by CCPR1L:CCP1CON<5:4>. The PWM duty cycle is calculated by the equation:

EQUATION 17-2:

PWM Duty Cycle = (CCPR1L:CCP1CON<5:4>) • TOSC • (TMR2 Prescale Value)

CCPR1L and CCP1CON<5:4> can be written to at any time but the duty cycle value is not copied into CCPR1H until a match between PR2 and TMR2 occurs (i.e., the period is complete). In PWM mode, CCPR1H is a read-only register.

The CCPR1H register and a 2-bit internal latch are used to double-buffer the PWM duty cycle. This double-buffering is essential for glitchless PWM operation. When the CCPR1H and 2-bit latch match TMR2, concatenated with an internal 2-bit Q clock or two bits of the TMR2 prescaler, the ECCP1 pin is cleared. The maximum PWM resolution (bits) for a given PWM frequency is given by the following equation:

EQUATION 17-3:

PWM Resolution (max) =	$\log\left(\frac{FOSC}{FPWM}\right)$ bits
1 www.resolution(max) =	log(2)

Note: If the PWM duty cycle value is longer than the PWM period, the ECCP1 pin will not be cleared.

17.4.3 PWM OUTPUT CONFIGURATIONS

The P1M1:P1M0 bits in the CCP1CON register allow one of four configurations:

- Single Output
- Half-Bridge Output
- · Full-Bridge Output, Forward mode
- Full-Bridge Output, Reverse mode

The Single Output mode is the standard PWM mode discussed in **Section 17.4 "Enhanced PWM Mode"**. The Half-Bridge and Full-Bridge Output modes are covered in detail in the sections that follow.

The general relationship of the outputs in all configurations is summarized in Figure 17-2.

PWM Frequency	2.44 kHz	9.77 kHz	39.06 kHz	156.25 kHz	312.50 kHz	416.67 kHz
Timer Prescaler (1, 4, 16)	16	4	1	1	1	1
PR2 Value	FFh	FFh	FFh	3Fh	1Fh	17h
Maximum Resolution (bits)	10	10	10	8	7	6.58

C	CCP1CON<7:6>	SIGNAL	0	Duty Cycle ─►		PR2 + ′
			-	Per	riod	▶
00	(Single Output)	P1A Modulated		1)	ay ⁽¹⁾	1 1
		P1A Modulated				1 1 1
10	(Half-Bridge)	P1B Modulated		1 1		
		P1A Active		<u> </u>		1 1 1
01	(Full-Bridge,	P1B Inactive	!	1 1 1		
01	Forward)	P1C Inactive	_ ;			i
		P1D Modulated				1 1 1
		P1A Inactive	_ ¦	1 1		, , ,
11	(Full-Bridge,	P1B Modulated	=	<u>`</u>		
ΤT	Reverse)	P1C Active				
		P1D Inactive	_ !			1 1 1

FIGURE 17-2: PWM OUTPUT RELATIONSHIPS (ACTIVE-HIGH STATE)

FIGURE 17-3: PWM OUTPUT RELATIONSHIPS (ACTIVE-LOW STATE)

C	CP1CON<7:6>	SIGNAL	° . ◄-	Duty Cycle	-▶	PR2 + 1
			-		– Period –	
00	(Single Output)	P1A Modulated	_ —į́			
		P1A Modulated	- <u>-</u>			1
10	(Half-Bridge)	P1B Modulated	!Del	lay ⁽¹⁾	Delay ⁽¹⁾	
		P1A Active			1 1 	1 1
0.1	(Full-Bridge,	P1B Inactive	:			
01	Forward)	P1C Inactive	:			i
		P1D Modulated				
		P1A Inactive	- '		- - - -	
11	(Full-Bridge,	P1B Modulated				
ΤT	Reverse)	P1C Active				1 1
		P1D Inactive			 	
Relat	tionships:		1			:
Pe Du	riod = 4 * Tosc * (I	PR2 + 1) * (TMR2 Presc (CCPR1L<7:0>:CCP1C :CCP1DEL<6:0>)	ale Value) ON<5:4>) * (TMR2 Prescale	Value)	
Note	1: Dead-band Dead-Band	delay is programmed u d Delay").	sing the ECC	CP1DEL register	(Section 17.4.6 "P	rogrammable

17.4.4 HALF-BRIDGE MODE

In the Half-Bridge Output mode, two pins are used as outputs to drive push-pull loads. The PWM output signal is output on the P1A pin, while the complementary PWM output signal is output on the P1B pin (Figure 17-4). This mode can be used for half-bridge applications, as shown in Figure 17-5, or for full-bridge applications, where four power switches are being modulated with two PWM signals.

In Half-Bridge Output mode, the programmable dead-band delay can be used to prevent shoot-through current in half-bridge power devices. The value of bits, P1DC6:P1DC0, sets the number of instruction cycles before the output is driven active. If the value is greater than the duty cycle, the corresponding output remains inactive during the entire cycle. See **Section 17.4.6 "Programmable Dead-Band Delay"** for more details on dead-band delay operations.

Since the P1A and P1B outputs are multiplexed with the PORTC<2> and PORTE<6> data latches, the TRISC<2> and TRISE<6> bits must be cleared to configure P1A and P1B as outputs.

FIGURE 17-4: HALF-BRIDGE PWM OUTPUT





FIGURE 17-5: EXAMPLES OF HALF-BRIDGE OUTPUT MODE APPLICATIONS



17.4.5 FULL-BRIDGE MODE

In Full-Bridge Output mode, four pins are used as outputs; however, only two outputs are active at a time. In the Forward mode, pin P1A is continuously active and pin P1D is modulated. In the Reverse mode, pin P1C is continuously active and pin P1B is modulated. These are illustrated in Figure 17-6. P1A, P1B, P1C and P1D outputs are multiplexed with the data latches of the port pins listed in Table 17-1 and Table 17-3. The corresponding TRIS bits must be cleared to make the P1A, P1B, P1C and P1D pins outputs.







FIGURE 17-7: EXAMPLE OF FULL-BRIDGE APPLICATION



17.4.5.1 Direction Change in Full-Bridge Mode

In the Full-Bridge Output mode, the P1M1 bit in the CCP1CON register allows users to control the forward/ reverse direction. When the application firmware changes this direction control bit, the module will assume the new direction on the next PWM cycle.

Just before the end of the current PWM period, the modulated outputs (P1B and P1D) are placed in their inactive state, while the unmodulated outputs (P1A and P1C) are switched to drive in the opposite direction. This occurs in a time interval of (4 Tosc * (Timer2 Prescale Value) before the next PWM period begins. The Timer2 prescaler will be either 1, 4 or 16, depending on the value of the T2CKPS bits (T2CON<1:0>). During the interval from the switch of the unmodulated outputs to the beginning of the next period, the modulated outputs (P1B and P1D) remain inactive. This relationship is shown in Figure 17-8.

Note that in Full-Bridge Output mode, the ECCP1 module does not provide any dead-band delay. In general, since only one output is modulated at all times, dead-band delay is not required. However, there is a situation where a dead-band delay might be required. This situation occurs when both of the following conditions are true:

- 1. The direction of the PWM output changes when the duty cycle of the output is at or near 100%.
- 2. The turn-off time of the power switch, including the power device and driver circuit, is greater than the turn-on time.


Figure 17-9 shows an example where the PWM direction changes from forward to reverse at a near 100% duty cycle. At time t1, the outputs, P1A and P1D, become inactive, while output, P1C, becomes active. In this example, since the turn-off time of the power devices is longer than the turn-on time, a shoot-through current may flow through power devices, QC and QD (see Figure 17-7), for the duration of 't'. The same phenomenon will occur to power devices, QA and QB, for PWM direction change from reverse to forward.

If changing PWM direction at high duty cycle is required for an application, one of the following requirements must be met:


- 1. Reduce PWM for a PWM period before changing directions.
- 2. Use switch drivers that can drive the switches off faster than they can drive them on.

Other options to prevent shoot-through current may exist.









17.4.6 PROGRAMMABLE DEAD-BAND DELAY

In half-bridge applications, where all power switches are modulated at the PWM frequency at all times, the power switches normally require more time to turn off than to turn on. If both the upper and lower power switches are switched at the same time (one turned on and the other turned off), both switches may be on for a short period of time until one switch completely turns off. During this brief interval, a very high current (*shoot-through current*) may flow through both power switches, shorting the bridge supply. To avoid this potentially destructive shoot-through current from flowing during switching, turning on either of the power switches is normally delayed to allow the other switch to completely turn off.

In the Half-Bridge Output mode, a digitally programmable dead-band delay is available to avoid shoot-through current from destroying the bridge power switches. The delay occurs at the signal transition from the non-active state to the active state. See Figure 17-4 for illustration. The lower seven bits of the ECCP1DEL register (Register 17-2) set the delay period in terms of microcontroller instruction cycles (TcY or 4 Tosc).

17.4.7 ENHANCED PWM AUTO-SHUTDOWN

When the ECCP1 is programmed for any of the Enhanced PWM modes, the active output pins may be configured for auto-shutdown. Auto-shutdown immediately places the Enhanced PWM output pins into a defined shutdown state when a shutdown event occurs.

A shutdown event can be caused by either of the two comparator modules or the FLT0 pin (or any combination of these three sources). The comparators may be used to monitor a voltage input proportional to a current being monitored in the bridge circuit. If the voltage exceeds a threshold, the comparator switches state and triggers a shutdown. Alternatively, a low-level digital signal on the FLT0 pin can also trigger a shutdown. The auto-shutdown feature can be disabled by not selecting any auto-shutdown sources. The auto-shutdown sources to be used are selected using the ECCP1AS2:ECCP1AS0 bits (ECCP1AS<

When a shutdown occurs, the output pins are asynchronously placed in their shutdown states, specified by the PSS1AC1:PSS1AC0 and PSS1BD1:PSS1BD0 bits (ECCP1AS<3:0>). Each pin pair (P1A/P1C and P1B/P1D) may be set to drive high, drive low or be tri-stated (not driving). The ECCP1ASE bit (ECCP1AS<7>) is also set to hold the Enhanced PWM outputs in their shutdown states.

The ECCP1ASE bit is set by hardware when a shutdown event occurs. If automatic restarts are not enabled, the ECCP1ASE bit is cleared by firmware when the cause of the shutdown clears. If automatic restarts are enabled, the ECC1PASE bit is automatically cleared when the cause of the auto-shutdown has cleared.

If the ECCP1ASE bit is set when a PWM period begins, the PWM outputs remain in their shutdown state for that entire PWM period. When the ECCP1ASE bit is cleared, the PWM outputs will return to normal operation at the beginning of the next PWM period.

Note: Writing to the ECCP1ASE bit is disabled while a shutdown condition is active.

REGISTER 17-2: ECCP1DEL: ECCP1 DEAD-BAND DELAY REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
P1RSEN	P1DC6	P1DC5	P1DC4	P1DC3	P1DC2	P1DC1	P1DC0
bit 7							bit 0

e bit	W = Writable bit	U = Unimplemented bit,	read as '0'
POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

0 = Upon auto-shutdown, ECCP1ASE must be cleared in software to restart the PWM bit 6-0 P1DC6:P1DC0: PWM Delay Count bits

away; the PWM restarts automatically

Delay time, in number of Fosc/4 (4 * Tosc) cycles, between the scheduled time and actual time for a PWM signal to transition to active.

REGISTER 17-3: ECCP1AS: ECCP1 AUTO-SHUTDOWN CONFIGURATION REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
ECCP1ASE ECCP1AS		ECCP1AS1	ECCP1AS0	PSS1AC1	PSS1AC0	PSS1BD1	PSS1BD0		
bit 7						•	bit 0		
Legend:									
R = Readable bit		W = Writable	bit	U = Unimplemented bit, read as '0'					
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown			
bit 7	ECCP1ASE:	ECCP1 Auto-S	Shutdown Eve	nt Status bit					
	0 = ECCP1 outputs are operating								
	1 = A shutdov	vn event has o	ccurred; ECC	P1 outputs are	in shutdown st	ate			
bit 6-4	ECCP1AS2:ECCP1AS0: ECCP1 Auto-Shutdown Source Select bits								
	000 = Auto-shutdown is disabled								
	001 = Comparator 1 output								
		arator 2 output							
	011 = Either Comparator 1 or 2								
	100 = FLT0 101 = FLT0 or Comparator 1								
	101 = FLT0 or Comparator 2								
	111 = FLT0 or Comparator 1 or Comparator 2								
bit 3-2 PSS1AC1:PSS1AC0: Pins A and C Shutdown State Control bits									
	00 = Drive Pins A and C to '0'								
	01 = Drive Pins A and C to '1'								
	1x = Pins A a	nd C tri-state							
bit 1-0	PSS1BD1:PS	SS1BD0: Pins	B and D Shute	down State Co	ntrol bits				
		ns B and D to '	-						
		ns B and D to '	1'						
	1x = Pins B and D tri-state								

1x = Pins B and D tri-state

17.4.7.1 Auto-Shutdown and Automatic Restart

The auto-shutdown feature can be configured to allow automatic restarts of the module following a shutdown event. This is enabled by setting the P1RSEN bit of the ECCP1DEL register (ECCP1DEL<7>).

In Shutdown mode with P1RSEN = 1 (Figure 17-10), the ECCP1ASE bit will remain set for as long as the cause of the shutdown continues. When the shutdown condition clears, the ECCP1ASE bit is cleared. If P1RSEN = 0 (Figure 17-11), once a shutdown condition occurs, the ECCP1ASE bit will remain set until it is cleared by firmware. Once ECCP1ASE is cleared, the Enhanced PWM will resume at the beginning of the next PWM period.

Note:	Writing to the ECCP1ASE bit is disabled
	while a shutdown condition is active.

Independent of the P1RSEN bit setting, if the auto-shutdown source is one of the comparators, the shutdown condition is a level. The ECCP1ASE bit cannot be cleared as long as the cause of the shutdown persists.

The Auto-Shutdown mode can be forced by writing a '1' to the ECCP1ASE bit.

17.4.8 START-UP CONSIDERATIONS

When the ECCP1 module is used in the PWM mode, the application hardware must use the proper external pull-up and/or pull-down resistors on the PWM output pins. When the microcontroller is released from Reset, all of the I/O pins are in the high-impedance state. The external circuits must keep the power switch devices in the OFF state until the microcontroller drives the I/O pins with the proper signal levels, or activates the PWM output(s).

The CCP1M1:CCP1M0 bits (CCP1CON<1:0>) allow the user to choose whether the PWM output signals are active-high or active-low for each pair of PWM output pins (P1A/P1C and P1B/P1D). The PWM output polarities must be selected before the PWM pins are configured as outputs. Changing the polarity configuration while the PWM pins are configured as outputs is not recommended since it may result in damage to the application circuits.

The P1A, P1B, P1C and P1D output latches may not be in the proper states when the PWM module is initialized. Enabling the PWM pins for output at the same time as the ECCP1 module may cause damage to the application circuit. The ECCP1 module must be enabled in the proper output mode and complete a full PWM cycle before configuring the PWM pins as outputs. The completion of a full PWM cycle is indicated by the TMR2IF bit being set as the second PWM period begins.

FIGURE 17-10: PWM AUTO-SHUTDOWN (P1RSEN = 1, AUTO-RESTART ENABLED)





FIGURE 17-11: PWM AUTO-SHUTDOWN (P1RSEN = 0, AUTO-RESTART DISABLED)



17.4.9 SETUP FOR PWM OPERATION

The following steps should be taken when configuring the ECCP1 module for PWM operation:

- 1. Configure the PWM pins P1A and P1B (and P1C and P1D, if used) as inputs by setting the corresponding TRIS bits.
- 2. Set the PWM period by loading the PR2 (PR4) register.
- Configure the ECCP1 module for the desired PWM mode and configuration by loading the CCP1CON register with the appropriate values:
 - Select one of the available output configurations and direction with the P1M1:P1M0 bits.
 - Select the polarities of the PWM output signals with the CCP1M3:CCP1M0 bits.
- 4. Set the PWM duty cycle by loading the CCPR1L register and the CCP1CON<5:4> bits.
- 5. For auto-shutdown:
 - Disable auto-shutdown; ECCP1ASE = 0
 - · Configure auto-shutdown source
 - · Wait for Run condition
- 6. For Half-Bridge Output mode, set the dead-band delay by loading ECCP1DEL<6:0> with the appropriate value.
- 7. If auto-shutdown operation is required, load the ECCP1AS register:
 - Select the auto-shutdown sources using the ECCP1AS2:ECCP1AS0 bits.
 - Select the shutdown states of the PWM output pins using PSS1AC1:PSS1AC0 and PSS1BD1:PSS1BD0 bits.
 - Set the ECCP1ASE bit (ECCP1AS<7>).

- 8. If auto-restart operation is required, set the P1RSEN bit (ECCP1DEL<7>).
- 9. Configure and start TMR2 (TMR4):
 - Clear the TMRx interrupt flag bit by clearing the TMRxIF bit (PIR1<1> for Timer2 or PIR3<3> for Timer4).
 - Set the TMRx prescale value by loading the TxCKPS bits (T2CON<1:0> for Timer2 or T4CON<1:0> for Timer4).
 - Enable Timer2 (or Timer4) by setting the TMRxON bit (T2CON<2> for Timer2 or T4CON<2> for Timer4).
- 10. Enable PWM outputs after a new PWM cycle has started:
 - Wait until TMR2 (TMR4) overflows (TMRxIF bit is set).
 - Enable the ECCP1/P1A, P1B, P1C and/or P1D pin outputs by clearing the respective TRIS bits.
 - Clear the ECCP1ASE bit (ECCP1AS<7>).

17.4.10 EFFECTS OF A RESET

Both Power-on Reset and subsequent Resets will force all ports to Input mode and the CCPx/ECCPx registers to their Reset states.

This forces the Enhanced CCPx modules to reset to a state compatible with the standard CCPx modules.

NameBit 7Bit 6Bit 5Bit 4Bit 3Bit 2Bit 1Bit 1INTCONGIE/GIEHPEIE/GIELTMROIEINTOIERBIETMROIFINTOIFRBIRCONIPEN— \overline{CM} \overline{RI} \overline{TO} \overline{PD} \overline{POR} \overline{BO} PIR1PSPIFADIFRC1IFTX1IFSSP1IFCCP1IFTMR2IFTMRPE1PSPIEADIERC1IETX1IESSP1IECCP1IFTMR2IFTMRPR1PSPIEADIPRC1IPTX1IPSSP1IPCCP1IPTMR2IFTMRPR2OSCFIFCMIFETHIFrBCL1F—TMR3IFCCP2PIE2OSCFIFCMIFETHIFrBCL1F—TMR3IFCCP2PIR2OSCFIPCMIPETHIPrBCL1IP—TMR3IFCCP2PIR3SSP2IFBCL2IFRC2IFTX2IFTMR4IFCCP5IFCCP4IFCCP2PIR3SSP2IPBCL2IPRC2IPTX2IFTMR4IECCP5IFCCP4IFCCP2IR3SSP2IPBCL2IFRC2IPTX2IFTMR4IECCP5IFCCP4IFCCP2IRSBTRISB7TRISB6TRISB5TRISB4TRISB3TRISB2TRISB1TRISTRISCTRISC7TRISG6TRISD5TRISC4TRISC3TRISC2TRISC1TRISTRISCTRISC7TRISG6TRISG5TRISG4TRISG3TRISC2TRISC1TRIS	on Page: F 63 R 64 11F 65 11E 65 11P 65 21F 65 21F 65 31F 65 31E 65 31P 65
RCONIPEN— $\overline{\text{CM}}$ $\overline{\text{Ri}}$ $\overline{\text{TO}}$ $\overline{\text{PD}}$ $\overline{\text{POR}}$ $\overline{\text{BO}}$ PIR1PSPIFADIFRC1IFRC1IFTX1IFSSP1IFCCP1IFTMR2IFTMRPIE1PSPIEADIERC1IETX1IFSSP1IFCCP1IETMR2IFTMRIPR1PSPIPADIPRC1IPTX1IPSSP1IFCCP1IPTMR2IPTMRPIR2OSCFIFCMIFETHIFrBCL1IF—TMR3IFCCP2PIE2OSCFIFCMIEETHIErBCL1IF—TMR3IFCCP2PIR2OSCFIPCMIPETHIPrBCL1IP—TMR3IFCCP2PIR3SSP2IFBCL2IFRC2IFTX2IFTMR4IFCCP5IFCCP4IFCCP3PIR3SSP2IFBCL2IFRC2IPTX2IPTMR4IFCCP5IFCCP4IFCCP3PIR3SSP2IFBCL2IPRC2IPTX2IPTMR4IFCCP5IFCCP4IFCCP3PIR3SSP2IPBCL2IPRC2IPTX2IPTMR4IPCCP5IFCCP4IFCCP3IPR3SSP2IPBCL2IPRC2IPTX2IPTMR4IPCCP5IFCCP4IFCCP3IRISGTRISG7TRISG6TRISD5TRISC4TRISC3TRISC2TRISD1TRISTRISGTRISG7TRISG6TRISD5TRISC4TRISC3TRISC2TRISC1TRISTRISGTRISG7TRISG6TRISG5TRISG4TRISG3(2)TRISC2 <th>R 64 11F 65 11E 65 11P 65 21F 65 21E 65 21P 65 31F 65 31E 65 31P 65</th>	R 64 11F 65 11E 65 11P 65 21F 65 21E 65 21P 65 31F 65 31E 65 31P 65
PIR1PSPIFADIFRC1IFTX1IFSSP1IFCCP1IFTMR2IFTMRPIE1PSPIEADIERC1IETX1IESSP1IECCP1IETMR2IFTMRIPR1PSPIPADIPRC1IPTX1IPSSP1IPCCP1IPTMR2IPTMRPIR2OSCFIFCMIFETHIFrBCL1IF—TMR3IFCCP2PIE2OSCFIECMIEETHIFrBCL1IE—TMR3IFCCP2IPR2OSCFIPCMIPETHIPrBCL1IP—TMR3IPCCP2PIR3SSP2IFBCL2IFRC2IFTX2IFTMR4IFCCP5IFCCP4IFCCP2PIR3SSP2IEBCL2IERC2IPTX2IPTMR4IFCCP5IECCP4IFCCP2PIR3SSP2IPBCL2IPRC2IPTX2IPTMR4IFCCP5IPCCP4IFCCP2PIR3SSP2IPBCL2IPRC2IPTX2IPTMR4IPCCP5IPCCP4IFCCP2IPR3SSP2IPBCL2IPRC2IPTX2IPTMR4IPCCP5IPCCP4IFCCP3IRISBTRISB7TRISB6TRISD5TRISB4TRISB3TRISB2TRISB1TRISTRISCTRISC7TRISC6TRISD5TRISD4TRISD3TRISD2TRISD1TRISTRISGTRISG7TRISG6TRISG5TRISG4TRISG3(2)TRISG1TRISG3TRISG1TRISG1TRISGTRISG7TRISG6TRISG5TRISG4TRISG3TRISH2TRISH1 <td>11F 65 11E 65 11P 65 21F 65 21E 65 21P 65 31F 65 31E 65 31P 65</td>	11F 65 11E 65 11P 65 21F 65 21E 65 21P 65 31F 65 31E 65 31P 65
PIE1PSPIEADIERC1IETX1IESSP1IECCP1IETMR2IETMRIPR1PSPIPADIPRC1IPTX1IPSSP1IPCCP1IPTMR2IPTMRPIR2OSCFIFCMIFETHIFrBCL1IF—TMR3IFCCP2PIE2OSCFIECMIEETHIErBCL1IE—TMR3IECCP2IPR2OSCFIPCMIPETHIPrBCL1IP—TMR3IFCCP2IPR2OSCFIPCMIPETHIPrBCL1IP—TMR3IPCCP2IPR3SSP2IFBCL2IFRC2IFTX2IFTMR4IFCCP5IFCCP4IFCCP3PIE3SSP2IEBCL2IPRC2IPTX2IPTMR4IFCCP5IFCCP4IFCCP3IPR3SSP2IPBCL2IPRC2IPTX2IPTMR4IPCCP5IPCCP4IPCCP3IPR3SSP2IPBCL2IPRC2IPTX2IPTMR4IPCCP5IPCCP4IPCCP3TRISBTRISB7TRISB6TRISB5TRISB4TRISB3TRISB2TRISB1TRISTRISCTRISC7TRISC6TRISD5TRISD4TRISD3TRISC2TRISD1TRISTRISGTRISG7TRISB6TRISG5TRISG4TRISG3 ⁽²⁾ TRISC2TRISG1TRISG3TRISGTRISG7TRISG6TRISG5TRISH4TRISH3TRISH2TRISH1TRISGTRISH ⁽²⁾ TRISH7TRISH6TRISH5TRISH4TRISH3TRISH2TRISH1TRISG3	11E 65 11P 65 21F 65 21E 65 21P 65 31F 65 31E 65 31P 65
IPR1PSPIPADIPRC1IPTX1IPSSP1IPCCP1IPTMR2IPTMR2IPPIR2OSCFIFCMIFETHIFrBCL1IFTMR3IFCCP2PIE2OSCFIECMIEETHIErBCL1IETMR3IFCCP2IPR2OSCFIPCMIPETHIPrBCL1IPTMR3IPCCP2PIR3SSP2IFBCL2IFRC2IFTX2IFTMR4IFCCP5IFCCP4IFCCP3PIR3SSP2IEBCL2IFRC2IETX2IFTMR4IECCP5IFCCP4IFCCP3PIR3SSP2IPBCL2IPRC2IPTX2IPTMR4IPCCP5IPCCP4IFCCP3IPR3SSP2IPBCL2IPRC2IPTX2IPTMR4IPCCP5IPCCP4IFCCP3IPR3SSP2IPBCL2IPRC2IPTX2IPTMR4IPCCP5IPCCP4IPCCP3IRISBTRISB7TRISB6TRISB5TRISB4TRISB3TRISB2TRISB1TRISTRISCTRISC7TRISC6TRISC5TRISC4TRISC3TRISC2TRISC1TRISTRISETRISE7 ⁽²⁾ TRISE6 ⁽²⁾ TRISE5TRISE4TRISC3TRISE2TRISE1TRISTRISGTRISG7TRISG6TRISG5TRISG4TRISG3 ⁽²⁾ TRISG2TRISG1TRISG3TRISH ⁽²⁾ TRISH7TRISH6TRISH5TRISH4TRISH3TRISH2TRISH1TRISG3TRISH ⁽²⁾ TRISH7TRISH6TRISH5TRISH4TRISH3	11P 65 21F 65 21E 65 21P 65 31F 65 31E 65 31P 65
PIR2OSCFIFCMIFETHIFrBCL1IF—TMR3IFCCP2PIE2OSCFIECMIEETHIErBCL1IE—TMR3IECCP2IPR2OSCFIPCMIPETHIPrBCL1IP—TMR3IPCCP2PIR3SSP2IFBCL2IFRC2IFTX2IFTMR4IFCCP5IFCCP4IFCCP3PIE3SSP2IEBCL2IERC2IETX2IFTMR4IFCCP5IECCP4IFCCP3PIR3SSP2IPBCL2IPRC2IPTX2IPTMR4IPCCP5IPCCP4IFCCP3PIR3SSP2IPBCL2IPRC2IPTX2IPTMR4IPCCP5IPCCP4IFCCP3PIR3SSP2IPBCL2IPRC2IPTX2IPTMR4IPCCP5IPCCP4IFCCP3PIR3SSP2IPBCL2IPRC2IPTX2IPTMR4IPCCP5IPCCP4IPCCP3TRISBTRISB7TRISB6TRISB5TRISB4TRISB3TRISB2TRISB1TRISTRISCTRISC7TRISC6TRISC5TRISC4TRISC3TRISC2TRISC1TRISTRISETRISE7 ⁽²⁾ TRISC6TRISG5TRISG4TRISG3TRISC2TRISG1TRISG3TRISGTRISG7TRISG6TRISG5TRISG4TRISG3TRISC2TRISG1TRISG3TRISGTRISG7TRISG6TRISG5TRISG4TRISG3TRISC2TRISG1TRISG3TRISGTRISG7TRISG6TRISG5TRISG4TRISG3TRISC2T	2IF 65 2IE 65 2IP 65 3IF 65 3IE 65 3IP 65
PIE2OSCFIECMIEETHIErBCL1IE—TMR3IECCP2IPR2OSCFIPCMIPETHIPrBCL1IP—TMR3IPCCP2PIR3SSP2IFBCL2IFRC2IFTX2IFTMR4IFCCP5IFCCP4IFCCP3PIE3SSP2IEBCL2IERC2IETX2IETMR4IECCP5IECCP4IFCCP3IPR3SSP2IPBCL2IPRC2IPTX2IPTMR4IPCCP5IPCCP4IPCCP3IPR3SSP2IPBCL2IPRC2IPTX2IPTMR4IPCCP5IPCCP4IPCCP3TRISBTRISB7TRIS66TRIS55TRIS64TRISB3TRIS22TRISE1TRISTRISCTRISC7TRISC6TRISC5TRISD4TRISD3TRISD2TRISD1TRISTRISETRISE7 ⁽²⁾ TRIS66TRIS55TRISC4TRISC3TRISE2TRISD1TRISTRISGTRISG7TRISG6TRISG5TRISG4TRISG3 ⁽²⁾ TRISG2TRISG1TRISG3TRISH ⁽²⁾ TRISH7TRISH6TRISH5TRISH4TRISH3TRISH2TRISH1TRISG3TMR1LTimer1 Register Low ByteTT10SCENT1SYNCTMR1CSTMR1TICONRD16T1RUNT1CKPS1T1CKPS0T10SCENT1SYNCTMR1CSTMR1	2IE 65 2IP 65 3IF 65 3IE 65 3IP 65
IPR2OSCFIPCMIPETHIPrBCL1IP—TMR3IPCCP2PIR3SSP2IFBCL2IFRC2IFTX2IFTMR4IFCCP5IFCCP4IFCCP2PIE3SSP2IEBCL2IERC2IETX2IETMR4IFCCP5IECCP4IFCCP2IPR3SSP2IPBCL2IPRC2IPTX2IPTMR4IPCCP5IPCCP4IFCCP2IPR3SSP2IPBCL2IPRC2IPTX2IPTMR4IPCCP5IPCCP4IFCCP2IRISBTRISB7TRISB6TRISB5TRISB4TRISB3TRISB2TRISB1TRISTRISCTRISC7TRISC6TRISC5TRISC4TRISC3TRISC2TRISC1TRISTRISD ⁽¹⁾ TRISD7TRISD6TRISD5TRISD4TRISD3TRISD2TRISD1TRISTRISETRISE7 ⁽²⁾ TRISC6TRISC5TRISE4TRISC3TRISC2TRISC1TRISTRISGTRISG7TRISG6TRISG5TRISG4TRISG3 ⁽²⁾ TRISC2TRISC1TRISCTRISH ⁽²⁾ TRISH7TRISH6TRISH5TRISH4TRISH3TRISH2TRISH1TRISCTMR1LTimer1 Register Low ByteTTTTTTTTTTICONRD16T1RUNT1CKPS1T1CKPS0T10SCENT1SYNCTTTTTTTTTTTTTTTTTTTTTTTT </td <td>2IP 65 3IF 65 3IE 65 3IP 65</td>	2IP 65 3IF 65 3IE 65 3IP 65
PIR3SSP2IFBCL2IFRC2IFTX2IFTMR4IFCCP5IFCCP4IFCCP3PIE3SSP2IEBCL2IERC2IETX2IETMR4IECCP5IECCP4IECCP3IPR3SSP2IPBCL2IPRC2IPTX2IPTMR4IPCCP5IPCCP4IPCCP3IPR3SSP2IPBCL2IPRC2IPTX2IPTMR4IPCCP5IPCCP4IPCCP3TRISBTRISB7TRISB6TRISB5TRISB4TRISB3TRISB2TRISB1TRISTRISCTRISC7TRISC6TRISC5TRISC4TRISC3TRISC2TRISC1TRISTRISDTRISD7TRISD6TRISD5TRISD4TRISD3TRISD2TRISD1TRISTRISETRISE7 ⁽²⁾ TRISC6TRISC5TRISE4TRISC3TRISE2TRISE1TRISTRISGTRISG7TRISG6TRISG5TRISG4TRISG3 ⁽²⁾ TRISC2TRISC1TRISC3TRISH ⁽²⁾ TRISH7TRISH6TRISH5TRISH4TRISH3TRISH2TRISH1TRISC3TMR1LTimer1 Register Low ByteTTTTTTTTTTMC0NRD16T1RUNT1CKPS1T1CKPS0T10SCENT1SYNCTMR1CSTMR1	3IF 65 3IE 65 3IP 65
PIE3SSP2IEBCL2IERC2IETX2IETMR4IECCP5IECCP4IECCP5IEIPR3SSP2IPBCL2IPRC2IPTX2IPTMR4IPCCP5IPCCP4IPCCP5IPTRISBTRISB7TRISB6TRISB5TRISB4TRISB3TRISB2TRISB1TRISTRISCTRISC7TRISC6TRISC5TRISC4TRISC3TRISC2TRISC1TRISTRISDTRISD7TRISD6TRISD5TRISD4TRISD3TRISD2TRISD1TRISTRISETRISE7 ⁽²⁾ TRISE6 ⁽²⁾ TRISE5TRISE4TRISE3TRISE2TRISE1TRISTRISGTRISG7TRISG6TRISG5TRISG4TRISG3 ⁽²⁾ TRISG2TRISG1TRISG7TRISH ⁽²⁾ TRISH7TRISH6TRISH5TRISH4TRISH3TRISH2TRISH1TRISGTMR1LTimer1 Register Low ByteTICKPS1T1CKPS0T10SCENT1SYNCTMR1CSTMR1	3IE 65 3IP 65
IPR3SSP2IPBCL2IPRC2IPTX2IPTMR4IPCCP5IPCCP4IPCCP5IPTRISBTRISB7TRISB6TRISB5TRISB4TRISB3TRISB2TRISB1TRISTRISCTRISC7TRISC6TRISC5TRISC4TRISC3TRISC2TRISC1TRISTRISDTRISD7TRISD6TRISD5TRISD4TRISD3TRISD2TRISD1TRISTRISETRISE7 ⁽²⁾ TRISE6 ⁽²⁾ TRISE5TRISE4TRISE3TRISE2TRISE1TRISTRISGTRISG7TRISG6TRISG5TRISG4TRISG3 ⁽²⁾ TRISG2TRISG1TRISG3TRISH ⁽²⁾ TRISH7TRISH6TRISH5TRISH4TRISH3TRISH2TRISH1TRISG5TMR1LTimer1 Register Low ByteTICKPS1T1CKPS0T10SCENT1SYNCTMR1CSTMR1TICONRD16T1RUNT1CKPS1T1CKPS0T10SCENT1SYNCTMR1CSTMR1	3IP 65
TRISBTRISB7TRISB6TRISB5TRISB4TRISB3TRISB2TRISB1TRISTRISCTRISC7TRISC6TRISC5TRISC4TRISC3TRISC2TRISC1TRISTRISD1TRISD7TRISD6TRISD5TRISD4TRISD3TRISD2TRISD1TRISTRISETRISE7 ⁽²⁾ TRISE6 ⁽²⁾ TRISE5TRISE4TRISE3TRISE2TRISE1TRISTRISGTRISG7TRISG6TRISG5TRISG4TRISG3 ⁽²⁾ TRISG2TRISG1TRISGTRISH ⁽²⁾ TRISH7TRISH6TRISH5TRISH4TRISH3TRISH2TRISH1TRISGTMR1LTimer1 Register Low ByteTICKPS1T1CKPS0T10SCENT1SYNCTMR1CSTMR1	
TRISCTRISC7TRISC6TRISC5TRISC4TRISC3TRISC2TRISC1TRISTRISD(1)TRISD7TRISD6TRISD5TRISD4TRISD3TRISD2TRISD1TRISTRISETRISE7(2)TRISE6(2)TRISE5TRISE4TRISE3TRISE2TRISE1TRISTRISGTRISG7TRISG6TRISG5TRISG4TRISG3(2)TRISG2TRISG1TRISGTRISH(2)TRISH7TRISH6TRISH5TRISH4TRISH3TRISH2TRISH1TRISGTMR1LTimer1 Register Low ByteTICKPS1T1CKPS0T10SCENT1SYNCTMR1CSTMR1	B0 65
TRISD(1)TRISD7TRISD6TRISD5TRISD4TRISD3TRISD2TRISD1TRISTRISETRISE7(2)TRISE6(2)TRISE5TRISE4TRISE3TRISE2TRISE1TRISTRISGTRISG7TRISG6TRISG5TRISG4TRISG3(2)TRISG2TRISG1TRISG3TRISH(2)TRISH7TRISH6TRISH5TRISH4TRISH3TRISH2TRISH1TRISTMR1LTimer1 Register Low ByteTICKPS1T1CKPS0T10SCENT1SYNCTMR1CSTMR1	
TRISETRISE7 ⁽²⁾ TRISE6 ⁽²⁾ TRISE5TRISE4TRISE3TRISE2TRISE1TRISTRISGTRISG7TRISG6TRISG5TRISG4TRISG3 ⁽²⁾ TRISG2TRISG1TRISG1TRISH ⁽²⁾ TRISH7TRISH6TRISH5TRISH4TRISH3TRISH2TRISH1TRISTMR1LTimer1 Register Low ByteTTTTTTTTTMR1HTimer1 Register High ByteTTTTTTTTT1CONRD16T1RUNTTTTTTTTTTT	C0 65
TRISGTRISG7TRISG6TRISG5TRISG4TRISG3(2)TRISG2TRISG1TRISG7TRISH(2)TRISH7TRISH6TRISH5TRISH4TRISH3TRISH2TRISH1TRISTMR1LTimer1 Register Low ByteTMR1HTimer1 Register High ByteT1CONRD16T1RUNT1CKPS1T10SCENT1SYNCTMR1CSTMR1	D0 65
TRISH(2)TRISH7TRISH6TRISH5TRISH4TRISH3TRISH2TRISH1TRISTMR1LTimer1 Register Low ByteTMR1HTimer1 Register High ByteT1CONRD16T1RUNT1CKPS1T10SCENT1SYNCTMR1CSTMR1	E0 65
TMR1L Timer1 Register Low Byte TMR1H Timer1 Register High Byte T1CON RD16 T1RUN T1CKPS1 T1CKPS0 T1OSCEN T1SYNC TMR1CS TMR1	65 65
TMR1H Timer1 Register High Byte T1CON RD16 T1RUN T1CKPS1 T1OSCEN T1SYNC TMR1CS TMR1	H0 65
T1CON RD16 T1RUN T1CKPS1 T1CKPS0 T1OSCEN T1SYNC TMR1CS TMR1	64
	64
TMR2 Timer2 Register	ON 64
	64
T2CON – T2OUTPS3 T2OUTPS2 T2OUTPS1 T2OUTPS0 TMR2ON T2CKPS1 T2CK	PS0 64
PR2 Timer2 Period Register	64
TMR3L Timer3 Register Low Byte	64
TMR3H Timer3 Register High Byte	64
T3CON RD16 T3CCP2 T3CKPS1 T3CKPS0 T3CCP1 T3SYNC TMR3CS TMR3	ON 65
TMR4 Timer4 Register	66
T4CON – T4OUTPS3 T4OUTPS2 T4OUTPS1 T4OUTPS0 TMR4ON T4CKPS1 T4CK	PS0 66
PR4 Timer4 Period Register	66
CCPRxL ⁽³⁾ Capture/Compare/PWM Register x Low Byte	64
CCPRxH ⁽³⁾ Capture/Compare/PWM Register x High Byte	64
CCPxCON ⁽³⁾ PxM1 PxM0 DCxB1 DCxB0 CCPxM3 CCPxM2 CCPxM1 CCPx	:M0 64
ECCPxAS ⁽³⁾ ECCPxASE ECCPxAS2 ECCPxAS1 ECCPxAS0 PSSxAC1 PSSxAC0 PSSxBD1 PSSxI	3D0 64, 67
ECCPxDEL ⁽³⁾ PxRSEN PxDC6 PxDC5 PxDC4 PxDC3 PxDC2 PxDC1 PxD0	

TABLE 17-5: REGISTERS ASSOCIATED WITH ECCPx MODULES AND TIMER1 TO TIMER4

Legend: — = unimplemented, read as '0', r = reserved. Shaded cells are not used during ECCPx operation.

Note 1: Applicable to 64-pin devices only.

2: Registers and/or specific bits are unimplemented on 64-pin devices.

3: Generic term for all of the identical registers of this name for all Enhanced CCPx modules, where 'x' identifies the individual module (ECCP1, ECCP2 or ECCP3). Bit assignments and Reset values for all registers of the same generic name are identical.

18.0 ETHERNET MODULE

All members of the PIC18F97J60 family of devices feature an embedded Ethernet controller module. This is a complete connectivity solution, including full implementations of both Media Access Control (MAC) and Physical Layer transceiver (PHY) modules. Two pulse transformers and a few passive components are all that are required to connect the microcontroller directly to an Ethernet network.

The Ethernet module meets all of the IEEE 802.3 specifications for 10-BaseT connectivity to a twisted-pair network. It incorporates a number of packet filtering schemes to limit incoming packets. It also provides an internal DMA module for fast data throughput and hardware assisted IP checksum calculations. Provisions are also made for two LED outputs to indicate link and network activity.

A simple block diagram of the module is shown in Figure 18-1.

The Ethernet module consists of five major functional blocks:

- The PHY transceiver module that encodes and decodes the analog data that is present on the twisted-pair interface and sends or receives it over the network.
- 2. The MAC module that implements IEEE 802.3 compliant MAC logic and provides Media Independent Interface Management (MIIM) to control the PHY.
- 3. An independent, 8-Kbyte RAM buffer for storing packets that have been received and packets that are to be transmitted.
- 4. An arbiter to control access to the RAM buffer when requests are made from the microcontroller core, DMA, transmit and receive blocks.
- 5. The register interface that functions as an interpreter of commands and internal status signals between the module and the microcontroller's SFRs.




FIGURE 18-1: ETHERNET MODULE BLOCK DIAGRAM

18.1 Physical Interfaces and External Connections

18.1.1 SIGNAL AND POWER INTERFACES

PIC18F97J60 family devices all provide a dedicated 4-pin signal interface for the Ethernet module. No other microcontroller or peripheral functions are multiplexed with these pins, so potential device configuration conflicts do not need to be considered. The pins are:

- TPIN+: Differential plus twisted-pair input
- TPIN-: Differential minus twisted-pair input
- TPOUT+: Differential plus twisted-pair output
- TPOUT-: Differential minus twisted-pair output

No provisions are made for providing or receiving digital Ethernet data from an external Ethernet PHY.

In addition to the signal connections, the Ethernet module has its own independent voltage source and ground connections for the PHY module. Separate connections are provided for the receiver (VDDRX and VSSRX), the transmitter (VDDTX and VSSTX) and the transmitter's internal PLL (VDDPLL and VSSPLL). Although the voltage requirements are the same as VDD and VSS for the microcontroller, the pins are not internally connected. For the Ethernet module to operate properly, supply voltage and ground must be connected to these pins. All of the microcontroller's power and ground supply pins should be externally connected to the same power source or ground node, with no inductors or other filter components between the microcontroller and Ethernet module's VDD pins.

Besides the independent voltage connections, the PHY module has a separate bias current input pin, RBIAS. A bias current, derived from an external resistor, must be applied to RBIAS for proper transceiver operation.

18.1.2 LED CONFIGURATION

The PHY module provides separate outputs to drive the standard Ethernet indicators, LEDA and LEDB. The LED outputs are multiplexed with PORTA pins RA0 and RA1. Their use as LED outputs is enabled by setting the Configuration bit, ETHLED (Register 24-6, CONFIG3H<2>). When configured as LED outputs, RA0/LEDA and RA1/LEDB have sufficient drive capacity (up to 25 mA) to directly power the LEDs. The pins must always be configured to supply (source) current to the LEDs. Users must also configure the pins as outputs by clearing TRISA<1:0>.

The LEDs can be individually configured to automatically display link status, RX/TX activity, etc. A configurable stretch capability prolongs the LED blink duration for short events, such as a single packet transmit, allowing human perception. The options are controlled by the PHLCON register (Register 18-13). Typical values for blink stretch are listed in Table 18-1.

TABLE 18-1: LED BLINK STRETCH LENGTH

Stretch Length	Typical Stretch (ms)
TNSTRCH (normal)	40
Тмstrcн (medium)	70
TLSTRCH (long)	140

18.1.3 OSCILLATOR REQUIREMENTS

The Ethernet module is designed to operate at 25 MHz. This is provided by the primary microcontroller clock, either with a 25 MHz crystal connected to the OSC1 and OSC2 pins or an external clock source connected to the OSC1 pin. No provision is made to clock the module from a different source.

To maintain the required clock frequency, the microcontroller can operate only from the primary oscillator source (PRI_RUN or PRI_IDLE modes) while the Ethernet module is enabled. Using any other power-managed mode will require that the Ethernet module be disabled.

18.1.3.1 Start-up Timer

The Ethernet module contains a start-up timer, independent of the microcontroller's OST, to ensure that the PHY module's PLL has stabilized before operation. Clearing the module enable bit, ETHEN (ECON2<5>), clears the PHYRDY status bit (ESTAT<0>). Setting the ETHEN bit causes this start-up timer to start counting. When the timer expires, after 1 ms, the PHYRDY bit will be automatically set.

After enabling the module by setting the ETHEN bit, the application software should always poll PHYRDY to determine when normal Ethernet operation can begin.

18.1.4 MAGNETICS, TERMINATION AND OTHER EXTERNAL COMPONENTS

To complete the Ethernet interface, the Ethernet module requires several standard components to be installed externally. These components should be connected as shown in Figure 18-2.

The internal analog circuitry in the PHY module requires that an external resistor $(2.26 \text{ k}\Omega)$ be attached from RBIAS to ground. The resistor influences the TPOUT+/-signal amplitude. It should be placed as close as possible to the chip with no immediately adjacent signal traces to prevent noise capacitively coupling into the pin and affecting the transmit behavior. It is recommended that the resistor be a surface mount type.

On the TPIN+/TPIN- and TPOUT+/TPOUT- pins, 1:1 center-tapped pulse transformers rated for Ethernet operations (10/100 or 10/100/1000) are required. When the Ethernet module is enabled, current is continually sunk through both TPOUT pins. When the PHY is actively transmitting, a differential voltage is created on the Ethernet cable by varying the relative current sunk by TPOUT+ compared to TPOUT-.

A common-mode choke on the PHY side of the interface (i.e., between the microcontrollers's TPOUT pins and the Ethernet transformer) is not recommend. If a common-mode choke is used to reduce EMI emissions, it should be placed between the Ethernet transformer and pins 1 and 2 of the RJ-45 connector. Many Ethernet transformer modules include common-mode chokes inside the same device package. The transformers should have at least the isolation rating specified in Table 27-28 to protect against static voltages and meet IEEE 802.3 isolation requirements (see Section 27.5 "Ethernet Specifications and Requirements" for specific transformer requirements). Both transmit and receive interfaces additionally require two resistors and a capacitor to properly terminate the transmission line, minimizing signal reflections.

All power supply pins must be externally connected to the same power source. Similarly, all ground references must be externally connected to the same ground node. Each VDD and Vss pin pair should have a 0.1 μ F ceramic bypass capacitor placed as close to the pins as possible.

Since relatively high currents are necessary to operate the twisted-pair interface, all wires should be kept as short as possible. Reasonable wire widths should be used on power wires to reduce resistive loss. If the differential data lines cannot be kept short, they should be routed in such a way as to have a 100Ω characteristic impedance.




FIGURE 18-2: EXTERNAL COMPONENTS REQUIRED FOR ETHERNET OPERATION


18.2 Ethernet Buffer and Register Spaces

The Ethernet module uses three independent memory spaces for its operations:

- An Ethernet RAM buffer which stores packet data as it is received and being prepared for transmission.
- A set of 8-bit Special Function Registers (SFRs), used to control the module and pass data back and forth between the module and microcontroller core.
- A separate set of 16-bit PHY registers used specifically for PHY control and status reporting.

The Ethernet buffer and PHY control registers are contained entirely within the Ethernet module and cannot be accessed directly by the microcontroller. Data is transferred between the Ethernet and microcontroller by using buffer and pointer registers mapped in the microcontroller's SFR space. The relationships between the SFRs and the Ethernet module's memory spaces are shown in Figure 18-3.

FIGURE 18-3: RELATIONSHIP BETWEEN MICROCONTROLLER AND ETHERNET MEMORY SPACES



18.2.1 ETHERNET BUFFER AND BUFFER POINTER REGISTERS

The Ethernet buffer contains the transmit and receive memory used by the Ethernet controller. The entire buffer is 8 Kbytes, divided into separate receive and transmit buffer spaces. The sizes and locations of transmit and receive memory are fully definable using the pointers in the Ethernet SFR space. The organization of the memory space and the relationships of the pointers are shown in Figure 18-4.

The buffer is always accessible through the EDATA and Ethernet Pointer SFRs, regardless of whether or not the Ethernet module is enabled. This makes the buffer potentially useful for applications requiring large amounts of RAM and that do not require Ethernet communication. In these instances, disabling the Ethernet module reduces overall power usage but does not prevent buffer access.

18.2.1.1 Reading and Writing to the Buffer

The Ethernet buffer contents are accessed through the EDATA register, which acts as a window from the microcontroller data bus into the buffer. The location of that window is determined by either the ERDPT or EWRPT Pointers, depending on the operation being performed. For example, writing to EDATA causes a write to the Ethernet buffer at the address currently indicated by EWRPT register pair. Similarly, moving the contents of EDATA to another register actually moves the buffer contents at the address indicated by the ERDPT Pointer.


When the AUTOINC bit (ECON2<7>) is set, the associated Read or Write Pointer increments by one address following each read or write operation. This eliminates the need to constantly update a pointer after each read or write, simplifying multiple sequential operations. By default, the AUTOINC bit is set.

While sequentially reading from the receive buffer, a wrapping condition will occur at the end of the receive buffer. A read of EDATA from the address programmed into the ERXND Pointers will cause the ERDPT registers to be incremented to the value contained in the ERXST Pointers. Writing to the buffer, on the other hand, does not result in automatic wrapping.

By design, the Ethernet memory buffer is unable to support a set of operations where EDATA is used as both an operand and a data destination. Failure to observe these restrictions will result in a corrupted read or write. Also, due to the read-modify-write architecture of the processor core, single-cycle instructions which write to the EDATA register will have a side effect of automatically incrementing the ERDPT registers when AUTOINC is set. Using double-cycle MOVFF, MOVSF and MOVSS instructions to write to EDATA will not affect the Read Pointer. See the following note for examples.

	•
Note:	Any single instruction that performs both a read and write to the EDATA SFR register will result in a corrupted operation. Unsupported examples:
	INCF EDATA, F XORWF EDATA, F MOVFF EDATA, EDATA MOVFF INDF0, EDATA; (FSR0 = F61h)
	Instructions that only perform one read or one write are permitted. Supported examples:
	INCF EDATA, W MOVF EDATA, W MOVFF INDFO, EDATA; (FSRO != F61h)
	Single-cycle, write-only instructions, while valid, will have a side effect of also incre- menting the ERDPT registers when AUTOINC is enabled. Examples incrementing both ERDPT and EWRPT:
	CLRF EDATA SETF EDATA MOVWF EDATA

FIGURE 18-4: ETHERNET BUFFER ORGANIZATION



18.2.1.2 Receive Buffer

The receive buffer constitutes a circular FIFO buffer managed by hardware. The register pairs, ERXSTH:ERXSTL and ERXNDH:ERXNDL, serve as pointers to define the buffer's size and location within the memory. The byte pointed to by the ERXST pair and the byte pointed to by the ERXND pair are both included in the FIFO buffer.

As bytes of data are received from the Ethernet interface, they are written into the receive buffer sequentially. However, after the memory pointed to by the ERXND Pointers is written to, the hardware will automatically write the next byte of received data to the memory pointed to by the ERXST pair. As a result, the receive hardware will never write outside the boundaries of the FIFO.

The user may program the ERXST and ERXND Pointers while the receive logic is disabled. The pointers must not be modified while the receive logic is enabled (ERXEN (ECON1<2>) is set).

The buffer hardware uses an Internal Pointer (not mapped to any user-accessible registers) to determine where unvalidated incoming data is to be written. When a packet has been completely received and validated, the read-only ERXWRPTH:ERXWRPTL registers are updated with the Internal Pointer's value. Thus, the ERXWRPT registers define the general area in the receive buffer where data is currently being written. This makes it useful for determining how much free space is available within the FIFO.

The ERXRDPT registers define a location within the FIFO where the receive hardware is forbidden to write to. In normal operation, the receive hardware will write data up to, but not including, the memory pointed to by the ERXRDPT registers. If the FIFO fills up with data and new data continues to arrive, the hardware will not overwrite the previously received data. Instead, the incoming data will be thrown away and the old data will be preserved. In order to continuously receive new data, the application must periodically advance this pointer whenever it finishes processing some, or all, of the old received data.

An example of how the Receive Buffer Pointers and packet data are related in the circular buffer scheme is shown in Figure 18-5. Note that while four packets are shown in this example, the actual number of packets may be greater or lesser.




FIGURE 18-5: CIRCULAR FIFO BUFFER AND THE RELATIONSHIPS OF THE POINTERS

18.2.1.3 Transmit Buffer

Any space within the 8-Kbyte memory which is not programmed as part of the receive FIFO buffer is considered to be the transmit buffer. The responsibility of managing where packets are located in the transmit buffer belongs to the application. Whenever the application decides to transmit a packet, the ETXST and ETXND Pointers are programmed with addresses specifying where, within the transmit buffer, the particular packet to transmit is located. The hardware does not check that the start and end addresses do not overlap with the receive buffer. To prevent buffer corruption, the firmware must not transmit a packet while the ETXST and ETXND Pointers are overlapping the receive buffer, or while the ETXND Pointers are too close to the receive buffer. See Section 18.5.2 "Transmitting Packets" for more information.

18.2.1.4 Buffer Arbiter and Access Arbitration

The Ethernet buffer is clocked at one-half of the microcontroller clock rate. Varying amounts of memory access bandwidth are available depending on the clock speed. The total bandwidth available, in bytes per second, is equal to twice the instruction rate (2 * FCY, or FOSC/2). For example, at a system clock speed of 41.667 MHz, the total available memory bandwidth that is available is 20.834 Mbyte/s. At an Ethernet signaling rate of 10 Mbit/s, the Ethernet RX engine requires 1.25 Mbyte/s of buffer memory bandwidth to operate without causing an overrun. If Full-Duplex mode is used, an additional 1.25 Mbyte/s is required to allow for simultaneous RX and TX activity.

Because of the finite available memory bandwidth, a three-channel arbiter is used to allocate bandwidth between the RX engine, the TX and DMA engines, and the microcontroller's CPU (i.e., the application access-

ing EDATA). The arbiter gives the EDATA register accesses first priority, while all remaining bandwidth is shared between the RX and TX/DMA blocks.

With arbitration, bandwidth limitations require that some care be taken in balancing the needs of the module's hardware with that of the application. Accessing the EDATA register too often may result in the RX or TX blocks causing a buffer overrun or underrun, respectively. If such a memory access failure occurs, the BUFER bit (ESTAT<6>) and either the TXERIF or RXERIF interrupt flag becomes set, and a TX or RX interrupt occurs (if enabled). In either case, the current packet will be lost or aborted.

To eliminate the risk of lost packets, run the microcontroller core at higher speeds. Following the arbitration restrictions shown in Table 18-2 will prevent memory access failures from occurring. Also, avoid using segments of application code which perform back-to-back accesses of the EDATA register. Instead, insert one or more instructions (including NOP instructions) between each read or write to EDATA.

18.2.1.5 DMA Access to the Buffer

The integrated DMA controller must read from the buffer when calculating a checksum, and it must read and write to the buffer when copying memory. The DMA follows the same wrapping rules as previously described for the receive buffer. While it sequentially reads, it will be subject to a wrapping condition at the end of the receive buffer. All writes it does will not be subject to any wrapping conditions. See Section 18.9 "Direct Memory Access Controller" for more information.

TABLE 18-2: BUFFER ARBITRATION RESTRICTIONS VS. CLOCK SPEED						
Fosc Fcy		Available Bandwidth (Mbyte/s)			Application Restrictions	
(MHz)	(MHz)	Total	After RX	After TX	to Prevent Underrun/Overrun	
41.667	10.42	20.83	19.58	18.33	Access EDATA no more than once every 2 Tcy	
31.250	7.81	15.63	14.38	13.13	Access EDATA no more than once every 2 Tcy	
25.000	6.25	12.50	11.25	10.00	Access EDATA no more than once every 2 Tcy	
20.833	5.21	10.42	9.17	7.92	Access EDATA no more than once every 2 TCY	
13.889	3.47	6.94	5.69	4.44	Access EDATA no more than once every 2 TCY	
12.500	3.13	6.25	5.00	3.75	Access EDATA no more than once every 2 TCY	
8.333	2.08	4.17	2.92	1.67	Access EDATA no more than once every 3 TCY	
6.250	1.56	3.13	1.88	0.63	Access EDATA no more than once every 5 TCY	
4.167	1.04	2.08	0.83	< 0	Do not use DMA, do not use full duplex, access EDATA no more than once every 3 Tcy	
2.778	0.69	1.39	0.14	< 0	Do not use DMA, do not use full duplex, access EDATA no more than once every 10 Tcy	

TABLE 18-2: BUFFER ARBITRATION RESTRICTIONS VS. CLOCK SPEED

18.2.2 SFRs AND THE ETHERNET MODULE

Like other peripherals, direct control of the Ethernet module is accomplished through a set of SFRs. Because of their large number, the majority of these registers are located in the bottom half of Bank 14 of the microcontroller's data memory space.

Five key SFRs for the Ethernet module are located in the microcontroller's regular SFR area in Bank 15, where fast access is possible. They are:

- ECON1
- EDATA
- EIR
- The Ethernet Buffer Read Pointer pair (ERDPTH and ERDPTL)

ECON1 is described along with other Ethernet control registers in the following section. EDATA and ERDPTH:ERDPTL are the Ethernet Data Buffer registers and its pointers during read operations (see Section 18.2.1 "Ethernet Buffer and Buffer Pointer Registers"). EIR is part of the Ethernet interrupt structure and is described in Section 18.3 "Ethernet Interrupts".

Many of the Ethernet SFRs in Bank 14 serve as pointer registers to indicate addresses within the dedicated Ethernet buffer for storage and retrieval of packet data. Others store information for packet pattern masks or checksum operations. Several are used for controlling overall module operations, as well as specific MAC and PHY functions.

18.2.3 ETHERNET CONTROL REGISTERS

The ECON1 register (Register 18-1) is used to control the main functions of the module. Receive enable, transmit request and DMA control bits are all located here. The ECON2 register (Register 18-2) is used to control other top level functions of the module. The ESTAT register (Register 18-3) is used to report the high-level status of the module and Ethernet communications.

The Ethernet SFRs with the 'E' prefix are always accessible, regardless of whether or not the module is enabled.

REGISTER 18-1: ECON1: ETHERNET CONTROL REGISTER 1

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0
TXRST	RXRST	DMAST	CSUMEN	TXRTS	RXEN	_	_
bit 7	•	L					bit 0
Legend:							

Legend:				
R = Readable bit W = Writable bit		U = Unimplemented bit,	, read as '0'	
-n = Value	e at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
bit 7		Transmit Logic Reset bit		
		smit logic is held in Reset nal operation		
bit 6	RXRST:	Receive Logic Reset bit		
		ive logic is held in Reset nal operation		
bit 5	DMAST:	DMA Start and Busy Status b	vit	
		copy or checksum operation i hardware is Idle	is in progress (set by software,	cleared by hardware or software)
bit 4	CSUME	I: DMA Checksum Enable bit	t	
	± 2	hardware calculates checksu hardware copies buffer mem		
bit 3	TXRTS:	Transmit Request to Send bit		
		ransmit logic is attempting to tra ransmit logic is Idle	ansmit a packet (set by softwar	e, cleared by hardware or software)
bit 2	RXEN: R	Receive Enable bit		
		ets which pass the current filt ackets received will be discard	er configuration will be written ded by hardware	into the receive buffer
bit 1-0	Unimple	mented: Read as '0'		

REGISTER 18-2: ECON2: ETHERNET CONTROL REGISTER 2

R/W-1	R/W-0 ⁽¹⁾	R/W-0	U-0	U-0	U-0	U-0	U-0	
AUTOINC	PKTDEC	ETHEN	—	—	—	—		
bit 7							bit 0	
Legend:								
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'				
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unkn	own	

bit 7	AUTOINC: Automatic Buffer Pointer Increment Enable bit 1 = Automatically increment ERDPT or EWRPT registers on reading from or writing to EDATA 0 = Do not automatically change ERDPT and EWRPT registers after EDATA is accessed
bit 6	PKTDEC: Packet Decrement bit
	 1 = Decrement the EPKTCNT register by one 0 = Leave EPKTCNT unchanged
bit 5	ETHEN: Ethernet Module Enable bit
	1 = Ethernet module enabled0 = Ethernet module disabled
bit 4-0	Unimplemented: Read as '0'

Note 1: This bit is automatically cleared once it is set.

REGISTER 18-3: ESTAT: ETHERNET STATUS REGISTER

U-0	R/C-0	U-0	R/C-0	U-0	R-0	R/C-0	R-0
—	BUFER	_	r	—	RXBUSY	TXABRT	PHYRDY
bit 7							bit 0

Legend:				
R = Readable bit	C = Clearable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 7	Unimplemented: Read as '0'
bit 6	BUFER: Ethernet Buffer Error Status bit
	 1 = An Ethernet read or write has generated a buffer error (overrun or underrun) 0 = No buffer error has occurred
bit 5	Unimplemented: Read as '0'
bit 4	Reserved: Write as '0'
bit 3	Unimplemented: Read as '0'
bit 2	RXBUSY: Receive Busy bit
	1 = Receive logic is receiving a data packet0 = Receive logic is idle
bit 1	TXABRT: Transmit Abort Error bit
	 1 = The transmit request was aborted 0 = No transmit abort error
bit 0	PHYRDY: Ethernet PHY Clock Ready bit
	 1 = Ethernet PHY start-up timer has expired; PHY is ready 0 = Ethernet PHY start-up timer is still counting; PHY is not ready

18.2.4 MAC AND MII REGISTERS

These SFRs are used to control the operations of the MAC and, through the MIIM, the PHY. The MAC and MII registers occupy data addresses E80h-E85h, E8Ah, and EA0h through EB9h.

Although MAC and MII registers appear in the general memory map of the microcontroller, these registers are embedded inside the MAC module. Host interface logic translates the microcontroller data/address bus data to be able to access these registers. The host interface logic imposes restrictions on how firmware is able to access the MAC and MII SFRs. See the following notes.

Note 1: Do not access the MAC and MII SFRs unless the Ethernet module is enabled (ETHEN = 1).

 Back-to-back accesses of MAC or MII registers are not supported. Between any instruction which addresses a MAC or MII register, at least one NOP or other instruction must be executed.

The three MACON registers control specific MAC operations and packet configuration operations. They are shown in Register 18-4 through Register 18-6.

The MII registers are used to control the MIIM interface and serve as the communication channel with the PHY registers. They are shown in Register 18-7 and Register 18-8.

U-0	U-0	U-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	r	TXPAUS	RXPAUS	PASSALL	MARXEN
bit 7							bit 0

REGISTER 18-4: MACON1: MAC CONTROL REGISTER 1

Legend:					
R = Readable bit	W = Writable bit	U = Unimplemented bit,	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 7-5	Unimplemented: Read as '0'
bit 4	Reserved: Do not use
bit 3	TXPAUS: Pause Control Frame Transmission Enable bit
	 1 = Allow the MAC to transmit pause control frames (needed for flow control in full duplex) 0 = Disallow pause frame transmissions
bit 2	RXPAUS: Pause Control Frame Reception Enable bit
	 1 = Inhibit transmissions when pause control frames are received (normal operation) 0 = Ignore pause control frames which are received
bit 1	PASSALL: Pass All Received Frames Enable bit
	 1 = Control frames received by the MAC will be written into the receive buffer if not filtered out 0 = Control frames will be discarded after being processed by the MAC (normal operation)
bit 0	MARXEN: MAC Receive Enable bit
	 1 = Enable packets to be received by the MAC 0 = Disable packet reception

REGISTER 18-5: MACON3: MAC CONTROL REGISTER 3

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
PADCFG2	PADCFG1	PADCFG0	TXCRCEN	PHDREN	HFRMEN	FRMLNEN	FULDPX	
bit 7							bit (
Legend:								
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own	
bit 7-5		ADCFG0: Auto		•		ill then be apper	adad	
	110 = No aut 101 = MAC a matica a valid 100 = No aut 011 = All sho 001 = All sho 000 = No aut	comatic padding automatically d Ily pad to 64 by CRC is appen comatic padding ort frames are z comatic padding ort frames are z comatic padding	g of short fram etects VLAN es. If the frame ded. g of short fram ero-padded to g of short fram ero-padded to g of short fram	nes protocol frame e is not a VLAN nes o 64 bytes and nes o 60 bytes and	s which have	a 8100h type fi ded to 60 bytes appended	eld and auto	
bit 4	1 = MAC app TXCRCE 0 = MAC doe	N must be set	CRC to all fr if the PADCFC a CRC. The	G bits specify t	hat a valid CRO	s of the PADCI C is appended. d if it is an inva		
bit 3	1 = Frames p calculatir	 PHDREN: Proprietary Header Enable bit 1 = Frames presented to the MAC contain a 4-byte proprietary header which is not used when calculating the CRC 0 = No proprietary header is present. The CRC covers all data (normal operation). 						
bit 2	1 = Jumbo fra		es of any illeg		wed to be trans ansmitted or re	smitted and reco	eived	
bit 1	FRMLNEN: F 1 = The type frame siz	 FRMLNEN: Frame Length Checking Enable bit 1 = The type/length field of transmitted and received frames is checked. If it represents a length frame size is compared and mismatches are reported in the transmit/receive status vector. 0 = Frame lengths are not compared with the type/length field 						
bit 0	 FULDPX: MAC Full-Duplex Enable bit 1 = MAC operates in Full-Duplex mode, application must also set PDPXMD (PHCON1<8> 0 = MAC operates in Half-Duplex mode, application must also clear PDPXMD 							

REGISTER 18-6: MACON4: MAC CONTROL REGISTER 4

U-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R-0	R-0	
—	DEFER	r	r	—	—	r	r	
bit 7 bit 0								

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	Unimplemented: Read as '0'
bit 6	DEFER: Defer Transmission Enable bit (applies to half duplex only)
	 1 = When the medium is occupied, the MAC waits indefinitely for it to become free when attempting to transmit (use this setting for IEE 802.3 compliance) 0 = When the medium is occupied, the MAC aborts the transmission after the excessive deferral limit is reached
bit 5-4	Reserved: Maintain as '0'
bit 3-2	Unimplemented: Read as '0'
bit 1-0	Reserved: Maintain as '0'

REGISTER 18-7: MICMD: MII COMMAND REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
—	—	—	-	—	—	MIISCAN	MIIRD
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-2	Unimplemented: Read as '0'
bit 1	MIISCAN: MII Scan Enable bit
	 1 = PHY register at MIREGADR is continuously read and the data is placed in the MIRD registers 0 = No MII Management scan operation is in progress
bit 0	 MIIRD: MII Read Enable bit 1 = PHY register at MIREGADR is read once and the data is placed in the MIRD registers 0 = No MII Management read operation is in progress

REGISTER 18-8: MISTAT: MII STATUS REGISTER

U-0	U-0	U-0	U-0	R-0	R-0	R-0	R-0
—			_	r	NVALID	SCAN	BUSY
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-4	Unimplemented: Read as '0'
bit 3	Reserved: Do not use
bit 2	 NVALID: MII Management Read Data Not Valid bit 1 = The contents of the MIRD registers are not valid yet 0 = The MII Management read cycle has completed and the MIRD registers have been updated
bit 1	SCAN: MII Management Scan Operation bit
	 1 = MII Management scan operation is in progress 0 = No MII Management scan operation is in progress
bit 0	BUSY: MII Management Busy bit
	 1 = A PHY register is currently being read or written to. For internal synchronization, the hardware will delay setting this bit for two TCY following a firmware command which sets the MIISCAN or MIIRD bits, or writes to the MIWRH register. 0 = The MII Management interface is Idle

18.2.5 PHY REGISTERS

The PHY registers provide configuration and control of the PHY module, as well as status information about its operation. All PHY registers are 16 bits in width.

PHY registers are accessed with a 5-bit address, for a total of 32 possible registers; of these, only 7 addresses are implemented. The implemented registers are listed in Table 18-3. The main PHY Control registers are described in Register 18-9 through Register 18-13. The other PHY Control and Status registers are described later in this chapter.

Unimplemented registers must never be written to; reading these locations will return indeterminate data. Within implemented registers, all reserved bit locations that are listed as writable must always be written with the value provided in the register description. When read, these reserved bits can be ignored.

Thy PHY registers are only accessible through the MII Management interface. They must not be read or written to until the PHY start-up timer has expired and the PHYRDY bit (ESTAT<0>) is set.

18.2.5.1 PHSTAT Registers

The PHSTAT1 and PHSTAT2 registers contain read-only bits that show the current status of the PHY module's operations, particularly the conditions of the communications link to the rest of the network.

The PHSTAT1 register (Register 18-10) contains the LLSTAT bit; it clears and latches low if the physical layer link has gone down since the last read of the register. The application can periodically poll LLSTAT to determine exactly when the link fails. It may be particularly useful if the link change interrupt is not used.

The PHSTAT2 register (Register 18-12) contains status bits which report if the PHY module is linked to the network and whether or not it is transmitting or receiving.

18.2.5.2 Accessing PHY Registers

As already mentioned, the PHY registers exist in a different memory space and are not directly accessible by the microcontroller. Instead, they are addressed through a special set of MII registers in the Ethernet SFR bank that implement a Media Independent Interface Management (MIIM).

Access is similar to that of the Ethernet buffer, but uses separate read and write buffers (MIRDH:MIRDL and MIWRH:MIWRL) and a 5-bit address register (MIREGADR). In addition, the MICMD and MISTAT registers are used to control read and write operations. To read from a PHY register:

- 1. Write the address of the PHY register to be read into the MIREGADR register.
- Set the MIIRD bit (MICMD<0>). The read operation begins and the BUSY bit (MISTAT<0>) is set after two Tcy.
- Wait 10.24 μs, then poll the BUSY bit to be certain that the operation is complete. When the MAC has obtained the register contents, the BUSY bit will clear itself. While BUSY is set, the user application should not start any MIISCAN operations or write to the MIWRH register.
- 4. Clear the MIIRD bit.
- 5. Read the entire 16 bits of the PHY register from the MIRDL and MIRDH registers.

To write to a PHY register:

- 1. Write the address of the PHY register to be written into the MIREGADR register.
- 2. Write the lower 8 bits of data to write into the MIWRL register.
- Write the upper 8 bits of data to write into the MIWRH register. Writing to this register automatically begins the MII transaction, so it must be written to after MIWRL. The BUSY bit is set automatically after two Tcy.

The PHY register is written after the MII operation completes, which takes 10.24 μ s. When the write operation has completed, the BUSY bit will clear itself. The application should not start any MII scan or read operations while busy.

When a PHY register is written to, the entire 16 bits is written at once; selective bit and/or byte writes are not implemented. If it is necessary to reprogram only select bits in the register, the controller must first read the PHY register, modify the resulting data and then write the data back to the PHY register. The MAC can also be configured to perform automatic back-to-back read operations on a PHY register. To perform this scan operation:

- 1. Write the address of the PHY register to be scanned into the MIREGADR register.
- Set the MIISCAN bit (MICMD<1>). The scan operation begins and the BUSY bit is set after two Tcy.

After MIISCAN is set, the NVALID (MISTAT<2>), SCAN and BUSY bits are also set. The first read operation will complete after 10.24 μ s. Subsequent reads will be done and the MIRDL and MIRDH registers will be continuously updated automatically at the same interval until the operation is cancelled. The NVALID bit may be polled to determine when the first read operation is complete.

There is no status information which can be used to determine when the MIRD registers are updated. Since only one MII register can be read at a time, it must not be assumed that the values of MIRDL and MIRDH were read from the PHY at exactly the same time during a scan operation.

MIISCAN should remain set as long as the scan operation is desired. The BUSY and SCAN bits are automatically cleared after MIISCAN is set to '0' and the last read sequence is completed. MIREGADR should not be updated while MIISCAN is set.

Starting new PHY operations, such as a read operation or writing to the MIWRH register, must not be done while a scan is underway. The operation can be cancelled by clearing the MIISCAN bit and then polling the BUSY bit. New operations may be started after the BUSY bit is cleared.

TABLE 18-3: PIC18F97J60 FAMILY PHY REGISTER SUMMARY

Addr	Name	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values
00h	PHCON1	r	r	—	—	r	r		PDPXMD	r	_	—	_	_	_	_	_	00 00-0 0
01h	PHSTAT1	_	_	_	r	r		_	_	_	_	_	_		LLSTAT	r	_	1 100-
10h	PHCON2	_	FRCLNK	r	r	r	r	r	HDLDIS	r	r	r	RXAPDIS	r	r	r	r	-000 0000 0000 0000
11h	PHSTAT2	_	_	TXSTAT	RXSTAT	COLSTAT	LSTAT	r	_	_	_	r	_		_	_	_	00 00x0
12h	PHIE	r	r	r	r	r	r	r	r	r	r	r	PLNKIE	r	r	PGEIE	r	xxxx xxxx xx00 xx00
13h	PHIR	r	r	r	r	r	r	r	r	r	r	r	PLNKIF	r	PGIF	r	r	xxxx xxxx xx00 00x0
14h	PHLCON	r	r	r	r	LACFG3	LACFG2	LACFG1	LACFG0	LBCFG3	LBCFG2	LBCFG1	LBCFG0	LFRQ1	LFRQ0	STRCH	r	0011 0100 0010 001x

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0', r = reserved, do not modify. Shaded cells are unimplemented, read as '0'.

REGISTER 18-9: PHCON1: PHY CONTROL REGISTER 1

B 4 4 4 6				D # 4 / 0	D # 4 / 0		54446			
R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	U-0	R/W-0			
r	r	<u> </u>		r	r	<u> </u>	PDPXMD			
bit 15							bit 8			
R/W-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
r	_	—	_	—	—	—				
bit 7							bit 0			
Legend:										
R = Readable	bit	W = Writable b	oit	U = Unimplem	nented bit, read	l as '0'				
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown						
bit 15-14	Reserved: W	'rite as '0'								
bit 13-12	Unimplemen	ted: Read as 'o)'							
bit 11-10	Reserved: W	rite as '0'								
bit 9	Unimplemen	ted: Read as 'd)'							
bit 8	PDPXMD: PH	Y Duplex Mode	e bit							
		rates in Full-Du		plication must a	also set FULDF	PX (MACON3<	0>)			
	0 = PHY ope	rates in Half-Du	iplex mode, ap	plication must	also clear FUL	DPX				
bit 7	Reserved: Ma	aintain as '0'								
bit 6-0	Unimplemented: Read as '0'									

REGISTER 18-10: PHSTAT1: PHYSICAL LAYER STATUS REGISTER 1

U-0	U-0	U-0	R-1	R-1	U-0	U-0	U-0
—			r	r	—		—
bit 15							bit 8

U-0	U-0	U-0	U-0	U-0	R/LL-0	R/LH-0	U-0
—	—	—	—	—	LLSTAT	r	—
bit 7							bit 0

Legend:	'1' = Bit is set			
R = Read-only bit	'0' = Bit is cleared U = Unimplemented bit, read as '0'			
-n = Value at POR	R/L = Read-only latch bit	LL = Bit latches low	LH = Bit latches high	

bit 10-3 Unimplemented: Read as '0'

- bit 2 LLSTAT: PHY Latching Link Status bit
 - 1 = Link is up and has been up continously since PHSTAT1 was last read
 - 0 = Link is down or was down for a period since PHSTAT1 was last read
- bit 1 Reserved: Ignore on read
- bit 0 Unimplemented: Read as '0'

REGISTER 18-11: PHCON2: PHY CONTROL REGISTER 2

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
_	FRCLNK	r	r	r	r	r	HDLDIS	
bit 15	·						bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
r	r	r	RXAPDIS	r	r	r	r	
bit 7							bit 0	
Legend:								
R = Readab	ole bit	W = Writable	bit	U = Unimplen	nented bit, rea	d as '0'		
-n = Value a	at POR	'1' = Bit is se	t	'0' = Bit is cleared x = Bit is unknown				
bit 15	Unimplemen	ted: Read as '	0'					
bit 14	FRCLNK: PH	Y Force Linku	p bit					
						always allowed partner is attach		
bit 13-9	Reserved: W	rite as '0'						
bit 8	HDLDIS: PHY	/ Half-Duplex	Loopback Disal	ble bit				
	1 = Normal P 0 = Reserved	•						
bit 7-5	Reserved: W	rite as '0'						
bit 4	RXAPDIS: R)	X+/RX- Operat	ing mode bit					
	1 = Normal o	•	0					
	0 = Reserved	ł						
bit 3-0	Reserved: W	rite as '0'						
	mproper Etherne Always initialize tl					d, which is the	Reset default.	

REGISTER 18-12: PHSTAT2: PHYSICAL LAYER STATUS REGISTER 2

U-0	U-0	R-0	R-0	R-0	R-0	R-x	U-0		
	_	TXSTAT	RXSTAT	COLSTAT	LSTAT	r	_		
oit 15		•	•				bit		
U-0	U-0	R-0	U-0	U-0	U-0	U-0	U-0		
—		r	—	—	_		_		
bit 7							bit		
Legend:									
R = Readab	le bit	W = Writable	bit	U = Unimplem	ented bit, rea	d as '0'			
-n = Value at POR '1' = Bit is set				'0' = Bit is clea	red	x = Bit is unkn	own		
bit 12	RXSTAT: PH 1 = PHY is i 0 = PHY is i	 0 = PHY is not transmitting data RXSTAT: PHY Receive Status bit 1 = PHY is receiving data 0 = PHY is not receiving data 							
bit 11	1 = A collisi 0 = A collisi	on is not occurir	PHY is both tra	insmitting and re	ceiving while	in Half-Duplex r	node)		
bit 10	LSTAT: PHY 1 = Link is u 0 = Link is c		s bit						
	Reserved: I	gnore on read							
bit 9	iteeei rear i								
		nted: Read as ')'						
bit 9 bit 8-6 bit 5	Unimpleme	nted: Read as ' gnore on read)'						

REGISTER 18-13: PHLCON: PHY MODULE LED CONTROL REGISTER

R/W-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-1	R/W-0	R/W-0				
r	r	r	r	LACFG3	LACFG2	LACFG1	LACFG0				
bit 15							bit 8				
R/W-0	R/W-0	R/W-1	R/W-0	R/W-0	R/W-0	R/W-1	R/W-x				
LBCFG3	LBCFG2	LBCFG1	LBCFG0	LFRQ1	LFRQ0	STRCH	r				
bit 7							bit 0				
Legend:											
R = Readable	bit	W = Writable I	pit	U = Unimplem	ented bit, read a	as '0'					
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is clea	ired	x = Bit is unkn	own				
h:+ 45 44	December 1. M										
bit 15-14	Reserved: W										
bit 13-12	Reserved: Write as '1' LACFG3:LACFG0: LEDA Configuration bits										
bit 11-8	0000 = Reser		ntiguration bits								
		ay transmit activ	ity (stretchable)								
	0010 = Displa	y receive activit	y (stretchable)								
		ay collision activ	ity (stretchable)								
	0100 = Display link status										
	0101 = Display duplex status 0110 = Reserved										
	0111 = Display transmit and receive activity (stretchable)										
	1000 = On										
	1001 = Off										
	1010 = Blink fast 1011 = Blink slow										
		ay link status and	d receive activity	/ (always stretcl	ned)						
		ay link status and	d transmit/receiv	e activity (alway	ys stretched)						
bit 7-4	111x = Reser		nfiguration hita								
DIL 7-4	0000 = Reser	CFG0: LEDB Co ved	ingulation bits								
		ay transmit activ	ity (stretchable)								
		ay receive activit									
		ay collision activ	ity (stretchable)								
	0100 = Display link status 0101 = Display duplex status										
	0110 = Reser										
		ay transmit and i	eceive activity (stretchable)							
	1000 = On 1001 = Off										
	1010 = Blink 1	fast									
	1011 = Blink :	slow									
		ay link status and									
	1101 = Displa 111x = Reser	ay link status and	d transmit/receiv	e activity (alway	ys stretched)						
bit 3-2		QO: LED Pulse S	tretch Time Cor	figuration bits (s	see Table 18-1)						
	11 = Reserve			0 (,						
		ED events by T									
		ED events by T ED events by T									
bit 1		Pulse Stretching									
		ble LED events v	-	ened LED pulse	es based on I FI	RQ1:LFRQ0 cor	nfiguration				
		ble LED events v									
bit 0	Reserved: W	rite as '0'									
	Reserved: Write as '0'										

18.3 Ethernet Interrupts

The Ethernet module can generate multiple interrupt conditions. To accommodate all of these sources, the module has its own interrupt logic structure, similar to that of the microcontroller. Separate sets of registers are used to enable and flag different interrupt conditions.

The EIE register contains the individual interrupt enable bits for each source, while the EIR register contains the corresponding interrupt flag bits. When an interrupt occurs, the interrupt flag is set. If the interrupt is enabled in the EIE register, and the corresponding ETHIE global interrupt enable bit is set, the microcontroller's master Ethernet Interrupt Flag (ETHIF) is set, as appropriate (see Figure 18-6). Note: Except for the LINKIF interrupt flag, interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the associated global enable bit. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt. This feature allows for software polling.

18.3.1 CONTROL INTERRUPT (ETHIE)

The four registers associated with the control interrupts are shown in Register 18-14 through Register 18-17.




FIGURE 18-6: ETHERNET MODULE INTERRUPT LOGIC

U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0
—	PKTIE	DMAIE	LINKIE	TXIE	—	TXERIE	RXERIE
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimple	mented bit, read	d as '0'	
-n = Value at	POR	'1' = Bit is set	1	'0' = Bit is cle	eared	x = Bit is unkr	nown
bit 7	Unimplemen	nted: Read as '	0'				
bit 6	PKTIE: Rece	ive Packet Per	nding Interrupt	Enable bit			
		eceive packet	•	•			
		receive packet		upt			
bit 5		A Interrupt Enal	ole bit				
		DMA interrupt					
		DMA interrupt					
bit 4		Status Change	•				
		ink change inte link change inte		PHY			
bit 3	TXIE: Transn	•	mupt				
Sit 0		ransmit interru	ot				
		transmit interru					
bit 2	Unimplemen	ted: Read as '	0'				
bit 1	TXERIE: Trai	nsmit Error Inte	errupt Enable I	bit			
	1 = Enable ti	ransmit error in	terrupt				
	0 = Disable t	transmit error i	nterrupt				
bit 0	RXERIE: Red	ceive Error Inte	rrupt Enable b	oit			
		eceive error int					
	0 = Disable r	receive error in	terrupt				

REGISTER 18-14: EIE: ETHERNET INTERRUPT ENABLE REGISTER

REGISTER 18-15: EIR: ETHERNET INTERRUPT REQUEST (FLAG) REGISTER

					-,		
U-0	R-0	R/C-0	R-0	R/C-0	U-0	R/C-0	R/C-0
_	PKTIF	DMAIF	LINKIF	TXIF	—	TXERIF	RXERIF
bit 7							bit 0
Legend:							
R = Readable	e bit	C = Clearable	e bit	U = Unimpler	mented bit, read	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 7	Unimplomor	nted: Read as '	0'				
bit 6	•			Elog bit			
		ive Packet Per	• ·	•	h nackota: alaa	red only when	
				C (ECON2<6>		ned only when	EFRICINI IS
		buffer is empty		0 (200112 10))		
bit 5	DMAIF: DMA	A Interrupt Flag	bit				
	1 = DMA co	by or checksum	n calculation h	as completed			
	0 = No DMA	interrupt is per	nding				
bit 4	LINKIF: Link	Change Interru	upt Flag bit				
	•			changed; read F	PHIR register to	o clear	
		us has not cha	•				
bit 3		nit Interrupt Fla	•				
		request has e					
h it 0		mit interrupt is					
bit 2	-	nted: Read as '					
bit 1		nsmit Error Inte					
		nit error has oco mit error has o					
bit 0		ceive Error Inte					
				is insufficient b	uffer space. or	a buffer overrur	has occurred
		ve error interru					
			-				

REGISTER 18-16: PHIE: PHY INTERRUPT ENABLE REGISTER

R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	
r	r	r	r	r	r	r	r	
bit 15							bit 8	
	D 0	DAMA	DAMA	D 0	.	DAMA	DAMO	
R-0	R-0	R/W-0	R/W-0	R-0	R-0	R/W-0	R/W-0	
r	r	r	PLNKIE	r	r	PGEIE	r	
bit 7							bit 0	
Legend:								
R = Readal	R = Readable bit W = Writable bit		U = Unimplemented bit, read as '0'					
-n = Value a	-n = Value at POR '1' = Bit is set		'0' = Bit is cleared x = Bit is unknown					
bit 15-6	Reserved: W	/rite as '0', igno	ore on read					
bit 5	Reserved: M	aintain as '0'						
bit 4	PLNKIE: PHY	Y Link Change	Interrupt Enab	le bit				
		change interru change interru						
bit 3-2	bit 3-2 Reserved: Write as '0', ignore on read							
bit 1	PGEIE: PHY Global Interrupt Enable bit							
		rrupts are enal rrupts are disa						
bit 0	Reserved: M	aintain as '0'						

REGISTER 18-17: PHIR: PHY INTERRUPT REQUEST (FLAG) REGISTER

R-x	R-x	R-x	R-x	R-x	R-x	R-x	R-x	
r	r	r	r	r	r	r	r	
bit 15							bit 8	
R-x	R-x	R-0	R/SC-0	R-0	R/SC-0	R-x	R-0	
r	r	r	PLNKIF	r	PGIF	r	r	
bit 7							bit 0	
Legend:								
R = Readable	e bit	SC = Self-cle	earing bit	U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set		t	'0' = Bit is cle	ared	x = Bit is unkr	Bit is unknown		
bit 15-6	Reserved: Ig	nore on read						
bit 5	Reserved: Re	ead as '0'						
bit 4	PLNKIF: PHY	/ Link Change	Interrupt Flag I	bit				
					ad; resets to '0'	when read		
	0 = PHY link	status has not	changed since	PHIR was las	t read			
bit 3	Reserved: Re	ead as '0'						
bit 2	PGIF: PHY G	lobal Interrupt	Flag bit					
		ore enabled Pl interrupts have		ve occurred sin	ce PHIR was las	st read; resets to	oʻ0' when read	
L:1 4		nore on read						
bit 1								

18.3.1.1 Receive Error Interrupt (RXERIF)

The receive error interrupt is used to indicate that a packet being received was aborted due to an error condition. Three errors are possible:

- 1. No buffer space is available to store the incoming packet (buffer overflow);
- Receiving another packet would cause the EPKTCNT counter to overflow, because it already contains the value 255; or
- 3. The Ethernet RX hardware was not allocated enough memory bandwidth to write the incoming data to the buffer.

When a packet is being received and the receive error occurs, the packet being received will be aborted (permanently lost) and the RXERIF bit will be set to '1'. Once set, RXERIF can only be cleared by firmware or by a Reset condition. If the receive error interrupt and Ethernet interrupt are enabled (both RXERIE and ETHIE are set), an Ethernet interrupt is generated. If the receive error interrupt is not enabled (either RXERIE or ETHIE are cleared), the application may poll RXERIF and take appropriate action.

Normally, upon the first two receive error conditions (buffer overflow or potential EPKTCNT overflow), the application would process any packets pending from the receive buffer and then make additional room for future packets by advancing the ERXRDPT registers (low byte first) and decrementing the EPKTCNT register. See Section 18.5.3.3 "Freeing Receive Buffer Space" for more information on processing packets. Once processed, the application should clear the RXERIF bit.

The third condition (insufficient RX memory bandwidth) can be identified by checking if the BUFER bit (ESTAT<6>) has been set. Memory access errors that set BUFER are generally transient in nature, and do not require run-time resolution. Adjustments to the application and its allocation of buffer memory bandwidth may be necessary if BUFER errors are frequent or persistent.

18.3.1.2 Transmit Error Interrupt (TXERIF)

The transmit error interrupt is used to indicate that a transmit abort has occurred. An abort can occur because of any of the following conditions:

- 1. More than 15 collisions occurred while attempting to transmit a given packet.
- 2. A late collision (collision after 64 bytes of a packet had been transmitted) has occurred.
- The transmission was unable to gain an opportunity to transmit the packet because the medium was constantly occupied for too long. The deferral limit was reached and the DEFER bit (MACON4<6>) was clear.

- An attempt to transmit a packet larger than the maximum frame length defined by the MAMXFL registers was made without setting the HFRMEN bit (MACON3<2>) or per-packet POVERRIDE and PHUGEEN bits.
- 5. The Ethernet buffer did not have enough memory bandwidth to maintain the required 10 Mbit/s transfer rate (buffer underrun).

Upon any of these conditions, the TXERIF flag is set to '1'. Once set, it can only be cleared by firmware or by a Reset condition. If the transmit error interrupt is enabled (TXERIE and ETHIE are both set), an Ethernet interrupt is generated. If the transmit error interrupt is not enabled (either TXERIE or ETHIE is cleared), the application may poll TXERIF and take appropriate action. Once the interrupt is processed, the flag bit should be cleared.

After a transmit abort, the TXRTS bit (ECON1<3>) will be cleared, the TXABRT bit (ESTAT<1>) becomes set and the transmit status vector will be written at the ETXND registers + 1. The MAC will not automatically attempt to retransmit the packet. The application may wish to read the transmit status vector and BUFER bit to determine the cause of the abort. After determining the problem and solution, the application should clear the BUFER (if set) and TXABRT bits so that future aborts can be detected accurately.

In Full-Duplex mode, conditions 4 and 5 are the only ones that should cause this interrupt. Condition 5 can be further distinguished as it also sets the BUFER bit. Collisions and other problems related to sharing the network are not possible on full-duplex networks. The conditions which cause the transmit error interrupt meet the requirements of the transmit interrupt. As a result, when this interrupt occurs, TXIF will also be simultaneously set.

18.3.1.3 Transmit Interrupt (TXIF)

The transmit interrupt is used to indicate that the requested packet transmission has ended (the TXRTS bit has transitioned from '1' to '0'). Upon transmission completion, abort, or transmission cancellation by the application, the TXIF flag will be set to '1'. If the application did not clear the TXRTS bit, and the TXABRT bit is not set, the packet was successfully transmitted. Once TXIF is set, it can only be cleared in software or by a Reset condition. If the transmit interrupt is generated. If the transmit interrupt is not enabled (either TXIE or ETHIE is cleared), the application may poll the TXIF bit and take appropriate action.

18.3.1.4 Link Change Interrupt (LINKIF)

The LINKIF indicates that the link status has changed. The actual current link status can be obtained from the LLSTAT (PHSTAT1<2>) or LSTAT (PHSTAT2<10>) bits (see Register 18-10 and Register 18-12). Unlike other interrupt sources, the link status change interrupt is created in the integrated PHY module; additional steps must be taken to enable it.

By Reset default, LINKIF is never set for any reason. To receive it, both the PLNKIE and PGEIE bits must be set. When the interrupt is enabled, the LINKIF bit will shadow the contents of the PGIF bit. The PHY only supports one interrupt, so the PGIF bit will always be the same as the PLNKIF bit (when both PHY enable bits are set).

Once LINKIF is set, it can only be cleared in software or by a Reset. If the link change interrupt is enabled (LINKIE, PLNKIE, PGEIE and ETHIE are all set), an interrupt is generated. If the link change interrupt is not enabled (LINKIE, PLNKIE, PGEIE or ETHIE are cleared), the user application may poll the PLNKIF flag and take appropriate action.

The LINKIF bit is read-only. Because reading PHY registers requires a non-negligible period of time, the application may instead set PLNKIE and PGEIE, then poll the LINKIF flag bit. Performing an MII read on the PHIR register will clear the LINKIF, PGIF and PLNKIF bits automatically and allow for future link status change interrupts. See **Section 18.2.5 "PHY Registers"** for information on accessing the PHY registers.

18.3.1.5 DMA Interrupt (DMAIF)

The DMA interrupt indicates that the DMA module has completed its memory copy or checksum calculation (the DMAST bit has transitioned from '1' to '0'). Additionally, this interrupt will be caused if the application cancels a DMA operation by manually clearing the DMAST bit. Once set, DMAIF can only be cleared by the firmware or by a Reset condition. If the DMA interrupt is enabled, an Ethernet interrupt is generated. If the DMA interrupt is not enabled, the user application may poll the DMAIF flag status and take appropriate action. Once processed, the flag bit should be cleared.

18.3.1.6 Receive Packet Pending Interrupt (PKTIF)

The receive packet pending interrupt is used to indicate the presence of one or more data packets in the receive buffer and to provide a notification means for the arrival of new packets. When the receive buffer has at least one packet in it, the PKTIF flag bit is set. In other words, this interrupt flag will be set any time the Ethernet Packet Count register (EPKTCNT) is non-zero. When the receive packet pending interrupt is enabled (both PKTIE and ETHIE are set), an Ethernet interrupt is generated whenever a new packet is successfully received and written into the receive buffer. If the receive packet pending interrupt is not enabled (either PKTIE or ETHIE is cleared), the user application may poll the PKTIF bit and take appropriate action.

The PKTIF bit can only be cleared indirectly in software, by decrementing the EPKTCNT register to '0', or by a Reset condition. See **Section 18.5.3 "Receiving Packets"** for more information about clearing the EPKTCNT register. When the last data packet in the receive buffer is processed, EPKTCNT becomes zero and the PKTIF bit is automatically cleared.

18.3.2 ETHERNET INTERRUPTS AND WAKE-ON-LAN

The Ethernet interrupt structure implements a version of Wake-on-LAN, also called Remote Wake-up, using a Magic Packet data packet. This allows the application to conserve power in Idle mode, and then return to full-power operation only when a specific wake-up packet is received.

For Remote Wake-up to work, the Ethernet module must remain enabled at all times. It also necessary to configure the receive filters to select for Magic Packets. For more information on filter configuration, see **Section 18.8 "Receive Filters"**.

To configure the microcontroller for Remote Wake-up:

- With the Ethernet module enabled and in normal operating configuration, enable the CRC post-filter and Magic Packets filter (ERXFCON<5,3> = 1).
- 2. Finish processing any pending packets in the Ethernet buffer.
- 3. Enable Ethernet interrupts at the microcontroller level (PIE2<5> = 1), and the receive packet pending interrupt at the module level (EIE<6> = 1).
- Place the microcontroller in PRI_IDLE mode (with the primary clock source selected and OSCCON<7> = 1, execute the SLEEP instruction).

In this configuration, the receipt of a Magic Packet data packet will cause a receive packet pending interrupt; this in turn will cause the microcontroller to wake-up from the interrupt.

18.4 Module Initialization

Before the Ethernet module can be used to transmit and receive packets, certain device settings must be initialized. Depending on the application, some configuration options may need to be changed. Normally, these tasks may be accomplished once after Reset and do not need to be changed thereafter.

Before any other configuration actions are taken, it is recommended that the module be enabled by setting the ETHEN bit (ECON2<5>). This reduces the Idle time that might otherwise result while waiting for the PHYRDY flag to become set.

18.4.1 RECEIVE BUFFER

Before receiving any packets, the receive buffer must be initialized by setting the ERXST and ERXND Pointers. All memory between and including the ERXST and ERXND addresses will be dedicated to the receive hardware. The ERXST Pointers must be programmed with an even address while the ERXND Pointers must be programmed with an odd address.

Applications expecting large amounts of data and frequent packet delivery may wish to allocate most of the memory as the receive buffer. Applications that may need to save older packets, or have several packets ready for transmission, should allocate less memory.

When programming the ERXST or ERXND Pointers, the ERXWRPT Pointer registers will automatically be updated with the value in the ERXST registers. The address in the ERXWRPT registers will be used as the starting location when the receive hardware begins writing received data. When the ERXST and ERXND Pointers are initialized, the ERXRDPT registers should additionally be programmed with the value of the ERXND registers. To program the ERXRDPT registers, write to ERXRDPTL first, followed by ERXRDPTH. See **Section 18.5.3.3 "Freeing Receive Buffer Space"** for more information.

18.4.2 TRANSMISSION BUFFER

All memory which is not used by the receive buffer is considered to be transmission buffer. Data which is to be transmitted should be written into any unused space. After a packet is transmitted, however, the hardware will write a 7-byte status vector into memory after the last byte in the packet. Therefore, the application should leave at least 7 bytes between each packet and the beginning of the receive buffer.

18.4.3 RECEIVE FILTERS

The appropriate receive filters should be enabled or disabled by writing to the ERXFCON register. See **Section 18.8 "Receive Filters"** for information on how to configure it.

18.4.4 WAITING FOR THE PHY START-UP TIMER

If the initialization procedure is being executed immediately after enabling the module (setting the ETHEN bit to '1'), the PHYRDY bit should be polled to make certain that enough time (1 ms) has elapsed before proceeding to modify the PHY registers. For more information on the PHY start-up timer, see **Section 18.1.3.1 "Start-up Timer"**.

18.4.5 MAC INITIALIZATION SETTINGS

Several of the MAC registers require configuration during initialization. This only needs to be done once during initialization; the order of programming is unimportant.

- Set the MARXEN bit (MACON1<0>) to enable the MAC to receive frames. If using full duplex, most applications should also set TXPAUS and RXPAUS to allow IEEE defined flow control to function.
- 2. Configure the PADCFG<2:0>, TXCRCEN and FULDPX bits in the MACON3 register. Most applications should enable automatic padding to at least 60 bytes and always append a valid CRC. For convenience, many applications may wish to set the FRMLNEN bit as well to enable frame length status reporting. The FULDPX bit should be set if the application will be connected to a full-duplex configured remote node; otherwise leave it clear.
- Configure the bits in MACON4. For maintaining compliance with IEEE 802.3, be certain to set the DEFER bit (MACON4<6>).
- Program the MAMXFL registers with the maximum frame length to be permitted to be received or transmitted. Normal network nodes are designed to handle packets that are 1518 bytes or less; larger packets are not supported by IEEE 802.3.
- Configure the MAC Back-to-Back Inter-Packet Gap register, MABBIPG, with 15h (when Full-Duplex mode is used) or 12h (when Half-Duplex mode is used). Refer to Register 18-18 for a more detailed description of configuring the inter-packet gap.
- 6. Configure the MAC Non Back-to-Back Inter-Packet Gap Low Byte register, MAIPGL, with 12h.
- 7. If half duplex is used, configure the MAC Non Back-to-Back Inter-Packet Gap High Byte register, MAIPGH, with 0Ch.
- 8. Program the local MAC address into the MAADR1:MAADR6 registers.

U-0	R/W-0						
—	BBIPG6	BBIPG5	BBIPG4	BBIPG3	BBIPG2	BBIPG1	BBIPG0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7 Unimplemented: Read as '0'

bit 6-0 BBIPG6:BBIPG0: Back-to-Back Inter-Packet Gap Delay Time bits

When FULDPX (MACON3<0>) = 1:

Nibble time offset delay between the end of one transmission and the beginning of the next in a back-to-back sequence. The register value should be programmed to the desired period in nibble times minus 3. The recommended setting is 15h which represents the minimum IEEE specified Inter-Packet Gap (IPG) of 9.6 μ s.

When FULDPX (MACON3<0>) = 0:

Nibble time offset delay between the end of one transmission and the beginning of the next in a back-to-back sequence. The register value should be programmed to the desired period in nibble times minus 6. The recommended setting is 12h which represents the minimum IEEE specified Inter-Packet Gap (IPG) of 9.6 μ s.

18.4.6 PHY INITIALIZATION SETTINGS

Depending on the application, bits in three of the PHY module's registers may also require configuration.

The PDPXMD bit (PHCON1<8>) controls the PHY half/full-duplex configuration. The application must program the bit properly, along with the FULDPX bit (MACON3<0>).

The HDLDIS bit (PHCON2<8>) disables automatic loopback of data. For proper operation, always set both HDLDIS and RXAPDIS (PHCON2<4>).

The PHY register, PHLCON (Register 18-13), controls the outputs of LEDA and LEDB. If an application requires a LED configuration other than the default, alter this register to match the new requirements. The settings for LED operation are discussed in **Section 18.1.2 "LED Configuration"**.

18.4.7 DISABLING THE ETHERNET MODULE

There may be circumstances during which the Ethernet module is not needed for prolonged periods. For example, in situations where the application only needs to transmit or receive Ethernet packets on the occurrence of a particular event. In these cases, the module can be selectively powered down.

To selectively disable the module:

- 1. Turn off packet reception by clearing the RXEN bit.
- Wait for any in-progress packets to finish being received by polling the RXBUSY bit (ESTAT<2>). This bit should be clear before proceeding.
- Wait for any current transmissions to end by confirming that the TXRTS bit (ECON1<3>) is clear.
- Clear the ETHEN bit. This removes power and clock sources from the module, and makes the PHY registers inaccessible. The PHYRDY bit is also cleared automatically.

18.5 Transmitting and Receiving Data

The Ethernet protocol (IEEE Standard 802.3) provides an extremely detailed description of the 10 Mbps, frame-based serial communications system. Before discussing the actual use of the Ethernet module, a brief review of the structure of a typical Ethernet data frame may be appropriate. It is assumed that users already have some familiarity with IEEE 802.3. Those requiring more information should refer to the official standard, or other Ethernet reference texts, for a more comprehensive explanation.

18.5.1 PACKET FORMAT

Normal IEEE 802.3 compliant Ethernet frames are between 64 and 1518 bytes long. They are made up of five or six different fields: a destination MAC address, a source MAC address, a type/length field, data payload, an optional padding field and a Cyclic Redundancy Check (CRC). Additionally, when transmitted on the Ethernet medium, a 7-byte preamble field and Start-of-Frame delimiter byte are appended to the beginning of the Ethernet packet. Thus, traffic seen on the twisted-pair cabling will appear as shown in Figure 18-7.

18.5.1.1 Preamble/Start-of-Frame Delimiter

When transmitting and receiving data with the Ethernet module, the preamble and Start-of-Frame delimiter bytes are automatically generated, or stripped from the packets, when they are transmitted or received. It can also automatically generate CRC fields and padding as needed on transmission, and verify CRC data on reception. The user application does not need to create or process these fields, or manually verify CRC data. However, the padding and CRC fields are written into the receive buffer when packets arrive, so they may be evaluated by the user application as needed.




FIGURE 18-7: ETHERNET PACKET FORMAT

18.5.1.2 Destination Address

The destination address field is a 6-byte field filled with the MAC address of the device that the packet is directed to. If the Least Significant bit in the first byte of the MAC address is set, the address is a Multicast destination. For example, 01-00-00-00-F0-00 and 33-45-67-89-AB-CD are Multicast addresses, while 00-00-00-00-F0-00 and 32-45-67-89-AB-CD are not.

Packets with Multicast destination addresses are designed to arrive and be important to a selected group of Ethernet nodes. If the destination address field is the reserved Multicast address, FF-FF-FF-FF-FF, the packet is a Broadcast packet and it will be directed to everyone sharing the network. If the Least Significant bit in the first byte of the MAC address is clear, the address is a Unicast address and will be designed for usage by only the addressed node.

The Ethernet module incorporates receive filters which can be used to discard or accept packets with Multicast, Broadcast and/or Unicast destination addresses. When transmitting packets, the application is responsible for writing the desired destination address into the transmit buffer.

18.5.1.3 Source Address

The source address field is a 6-byte field filled with the MAC address of the node which created the Ethernet packet. Users of the Ethernet module must generate a unique MAC address for each and every microcontroller used.

MAC addresses consist of two portions. The first three bytes are known as the Organizationally Unique Identifier (OUI). OUIs are distributed by the IEEE. The last three bytes are address bytes at the discretion of the company that purchased the OUI.

When transmitting packets, the assigned source MAC address must be written into the transmit buffer by the application. The module will not automatically transmit the contents of the MAADR registers which are used for the Unicast receive filter.

18.5.1.4 Type/Length

The type/length field is a 2-byte field which defines which protocol the following packet data belongs to. Alternately, if the field is filled with the contents of 05DCh (1500) or any smaller number, the field is considered a length field, and it specifies the amount of non-padding data which follows in the data field. Users implementing proprietary networks may choose to treat this field as a length field, while applications implementing protocols such as the Internet Protocol (IP), or Address Resolution Protocol (ARP), should program this field with the appropriate type defined by the protocol's specification when transmitting packets.

18.5.1.5 Data

The data field is a variable length field anywhere from 0 to 1500 bytes. Larger data packets will violate Ethernet standards and will be dropped by most Ethernet nodes. The Ethernet module, however, is capable of transmitting and receiving larger packets when the Huge Frame Enable bit, HFRMEN, is set (MACON3<2> = 1).

18.5.1.6 Padding

The padding field is a variable length field added to meet IEEE 802.3 specification requirements when small data payloads are used. The destination, source, type, data and padding of an Ethernet packet must be no smaller than 60 bytes. Adding the required 4-byte CRC field, packets must be no smaller than 64 bytes. If the data field is less than 46 bytes long, a padding field is required.

When transmitting packets, the Ethernet module automatically generates zero-padding if the PADCFG2:PADCFG0 bits (MACON3<7:5>) are configured for this. Otherwise, the user application will need to add any padding to the packet before transmitting it. The module will not prevent the transmission of undersized packets should the application command such an action.

When receiving packets, the module automatically rejects packets which are less than 18 bytes. All packets, 18 bytes and larger, will be subject to the standard receive filtering criteria and may be accepted as normal traffic. Since the module only rejects packets smaller than 18 bytes, it is important that the firmware check the length of every received packet and reject packets which are smaller than 64 bytes to meet IEEE 802.3 specification requirements.

18.5.1.7 CRC

The CRC field is a 4-byte field which contains an industry standard, 32-bit CRC, calculated with the data from the destination, source, type, data and padding fields. It provides a way of detecting corrupted Ethernet frames, as well as junk data fragments resulting from packet collisions or another host's aborted transmissions.

When receiving packets, the Ethernet module will check the CRC of each incoming packet. If the CRCEN bit is set, packets with invalid CRCs will automatically be discarded. If CRCEN is clear and the packet meets all other receive filtering criteria, the packet will be written into the receive buffer and the application will be able to determine if the CRC was valid by reading the receive status vector (see Section 18.5.3 "Receiving Packets").

When transmitting packets, the module automatically generates a valid CRC and transmits it if the PADCFG2:PADCFG0 bits are configured for this. Otherwise, the user application must generate the CRC and place it in the transmit buffer. Given the complexity of calculating a CRC, it is highly recommended to allow the module to automatically calculate and include the CRC.

18.5.2 TRANSMITTING PACKETS

The Ethernet module's MAC will automatically generate the preamble and Start-of-Frame (SOF) delimiter fields when transmitting. Additionally, the MAC can generate any padding (if needed) and the CRC if configured to do so. The application must generate and write all other frame fields into the buffer memory for transmission.

In addition, the Ethernet module requires a single per-packet control byte to precede the packet for transmission. The control byte is organized as shown in Figure 18-8. Before transmitting packets, the MAC registers, which alter the transmission characteristics, should be initialized as documented in **Section 18.4 "Module Initialization"**.

FIGURE 18-8: FORMAT FOR PER-PACKET CONTROL BYTES

—	—	—	—	PHUGEEN	PPADN	PCRCEN	POVERRIDE
bit 7							bit 0
bit 7-4	Unimplemen	ted: Read as	' 0 '				
bit 3	PHUGEEN: F When POVEF 1 = The pack 0 = The MAC	Per-Packet Hu RRIDE = <u>1:</u> et will be tran will transmit u han the bytes RRIDE = <u>0:</u>	ge Frame Ena smitted in who p to the numbe	le r of bytes speci			rs. If the packet specification is
bit 2		RRIDE = 1: et will be zerc et will be tran RRIDE = <u>0:</u>	-padded to 60	bytes if it is les t adding any pa		es	
bit 1		<u>RRIDE = 1:</u> RC will be cal will be append <u>RRIDE = 0:</u>	culated and at	tached to the fr bytes of the fra		ecked for vali	idity as a CRC.
bit 0	POVERRIDE 1 = The valu MACON3	Per-Packet (es of PCRCE	N, PPADN an	d PHUGEEN		C C	ion defined by nitted

An example of how the entire assembled transmit packet looks in memory is shown in Figure 18-9. To construct and transmit a packet in this fashion:

- 1. Set the ETXST Pointers to an appropriate unused location in the buffer. This will be the location of the per-packet control byte. In the example, it would be 0120h. It is recommended that an even address be used for the ETXST Pointers.
- 2. Using EDATA and the EWRPT registers, sequentially write the packet data to the Ethernet buffer. In order, write the data for the per-packet control byte, the destination address, the source MAC address, the type/length and the data payload.
- 3. Set the ETXND Pointers to point to the last byte in the data payload. In the example, it would be programmed to 0156h.
- Clear the TXIF flag bit (EIR<3>), and set the TXIE (EIE<3>) and ETHIE bits to enable an interrupt when done (if desired).
- 5. Start the transmission process by setting the TXRTS bit (ECON1<3>).

If a DMA operation was in progress while the TXRTS bit was set, the module will wait until the DMA operation is complete before attempting to transmit the packet. This possible delay is required because the DMA and transmission engine share the same memory arbiter channel. Similarly, if the DMAST bit is set after TXRTS is already set, the DMA will wait until the TXRTS bit becomes clear before doing anything.

While the transmission is in progress, the ETXST and ETXND Pointers should not be modified. If it is necessary to cancel the transmission, clear the TXRTS bit.

When the packet is finished transmitting, or was aborted due to an error/cancellation, several things occur:

- The TXRTS bit is cleared.
- A 7-byte transmit status vector is written to the buffer at the location pointed to by the ETXND Pointers + 1.
- · The TXIF flag is set
- An interrupt will be generated (if enabled)
- The ETXST and ETXND Pointers will not be modified.

To check if the packet was successfully transmitted, read the TXABRT bit. If it has been set, poll the BUFER bit in addition to the various fields in the transmit status vector to determine the cause. The transmit status vector is organized as shown in Table 18-4. Multi-byte fields are written in little-endian format.

Buffer Pointers	Address	Memory	Des	scription
ETXST = 0120h	0120h	0Eh	Control	PHUGEEN, PPADN,
	0121h	data[1]	5	PCRCEN and POVERRIDE
	0122h	data[2]		
		<u>:</u>		Destination Address,
			Data Packet >	Source Address,
		1		Type/Length and Data
		1		
ETXND = 0156h	0156h	data[m]	J	
	0157h	tsv[7:0]	·····	
	0158h	tsv[15:8]		
	0159h	tsv[23:16]		Otativa) (a atan
	015Ah	tsv[31:24]	Status Vector	Status Vector Written by the Hardware
	015Bh	tsv[39:32]		
	015Ch	tsv[47:40]		
	015Dh	tsv[55:48]		
	015Eh)	Start of the Next Packet
				Start of the Next Facket

FIGURE 18-9: SAMPLE TRANSMIT PACKET LAYOUT

Bit	Field	Description
55-52	Zero	0
51	Transmit VLAN Tagged Frame	Frame's length/type field contained 8100h which is the VLAN protocol identifier.
50	Backpressure Applied	Reserved, do not use.
49	Transmit Pause Control Frame	The frame transmitted was a control frame with a valid pause opcode.
48	Transmit Control Frame	The frame transmitted was a control frame.
47-32	Total Bytes Transmitted on Wire	Total bytes transmitted on the wire for the current packet, including all bytes from collided attempts.
31	Transmit Underrun	The transmission was aborted due to insufficient buffer memory bandwidth to sustain the 10 Mbit/s transmit rate.
30	Transmit Giant	Byte count for frame was greater than the MAMXFL registers.
29	Transmit Late Collision	Collision occurred after 64 bytes had already been transmitted.
28	Transmit Excessive Collision	Packet was aborted after the number of collisions exceeded 15, the retransmission maximum.
27	Transmit Excessive Defer	Packet was deferred in excess of 24,287 bit times (2.4287 ms), due to a continuously-occupied medium.
26	Transmit Packet Defer	Packet was deferred for at least one attempt but less than an excessive defer.
25	Transmit Broadcast	Packet's destination address was a Broadcast address.
24	Transmit Multicast	Packet's destination address was a Multicast address.
23	Transmit Done	Transmission of the packet was completed successfully.
22	Transmit Length Out of Range	Indicates that frame type/length field was larger than 1500 bytes (type field).
21	Transmit Length Check Error	Indicates that frame length field value in the packet does not match the actual data byte length and is not a type field. The FRMLNEN bit (MACON3<1>) must be set to get this error.
20	Transmit CRC Error	The attached CRC in the packet did not match the internally generated CRC.
19-16	Transmit Collision Count	Number of collisions the current packet incurred during transmission attempts. It applies to successfully transmitted packets and as such, will not show the possible maximum count of 16 collisions.
15-0	Transmit Byte Count	Total bytes in frame not counting collided bytes.

TABLE 18-4: TRANSMIT STATUS VECTORS

18.5.3 RECEIVING PACKETS

Assuming that the receive buffer has been initialized, the MAC has been properly configured and the receive filters have been configured, the application should perform these steps to receive Ethernet packets:

- 1. Set the PKTIE and ETHIE bits to generate an Ethernet interrupt whenever a packet is received (if desired).
- Clear the RXERIF flag and set both RXERIE and ETHIE to generate an interrupt whenever a packet is dropped due to insufficient buffer space or memory access bandwidth (if desired).
- Enable reception by setting the RXEN bit (ECON1<2>).

After setting RXEN, the Duplex mode and the Receive Buffer Start and End Pointers should not be modified. Additionally, to prevent unexpected packets from arriving, it is recommended that RXEN be cleared before altering the receive filter configuration (ERXFCON) and MAC address.

After reception is enabled, packets which are not filtered out will be written into the circular receive buffer. Any packet which does not meet the necessary filter

criteria will be discarded and the application will not have any means of identifying that a packet was thrown away. When a packet is accepted and completely written into the buffer:

- the EPKTCNT register is incremented,
- the PKTIF bit is set,
- an interrupt is generated (if enabled), and
- the Hardware Write Pointers, ERXWRPT, are automatically advanced.

18.5.3.1 Receive Packet Layout

Figure 18-10 shows the layout of a received packet. The packets are preceded by a 6-byte header which contains a Next Packet Pointer in addition to a receive status vector which contains receive statistics, including the packet's size. The receive status vectors are shown in Table 18-5.

If the last byte in the packet ends on an odd value address, the hardware will automatically add a padding byte when advancing the Hardware Write Pointer. As such, all packets will start on an even boundary.




FIGURE 18-10: SAMPLE RECEIVE PACKET LAYOUT

Bit	Field	Description
31	Zero	·0'
30	Receive VLAN Type Detected	Current frame was recognized as a VLAN tagged frame.
29	Receive Unknown Opcode	Current frame was recognized as a control frame but it contained an unknown opcode.
28	Receive Pause Control Frame	Current frame was recognized as a control frame containing a valid pause frame opcode and a valid destination address.
27	Receive Control Frame	Current frame was recognized as a control frame for having a valid type/length designating it as a control frame.
26	Dribble Nibble	Indicates that after the end of this packet, an additional 1 to 7 bits were received. The extra bits were thrown away.
25	Receive Broadcast Packet	Indicates packet received had a valid Broadcast address.
24	Receive Multicast Packet	Indicates packet received had a valid Multicast address.
23	Received OK	Indicates that the packet had a valid CRC and no symbol errors.
22	Length Out of Range	Indicates that frame type/length field was larger than 1500 bytes (type field).
21	Length Check Error	Indicates that frame length field value in the packet does not match the actual data byte length.
20	CRC Error	Indicates that the frame CRC field value does not match the CRC calculated by the MAC.
19	Reserved	
18	Carrier Event Previously Seen	Indicates that at some time since the last receive, a carrier event was detected. The carrier event is not associated with this packet. A carrier event is activity on the receive channel that does not result in a packet receive attempt being made.
17	Reserved	
16	Long Event/Drop Event	Indicates a packet over 50,000 bit times occurred or that a packet was dropped since the last receive.
15-0	Received Byte Count	Indicates length of the received frame. This includes the destination address, source address, type/length, data, padding and CRC fields. This field is stored in little-endian format.

TABLE 18-5: RECEIVE STATUS VECTORS

18.5.3.2 Reading Received Packets

To process the packet, an application will normally start reading from the beginning of the Next Packet Pointer. The application will save the Next Packet Pointer, any necessary bytes from the receive status vector, and then proceed to read the actual packet contents. If the AUTOINC bit is set, it will be able to sequentially read the entire packet without ever modifying the ERDPT registers. The Read Pointer would automatically wrap at the end of the circular receive buffer to the beginning. In the event that the application needed to randomly access the packet, it would be necessary to manually calculate the proper ERDPT registers, taking care to not exceed the end of the receive buffer, if the packet spans the ERXND to ERXST buffer boundary. In other words, given the packet start address and a desired offset, the application should follow the logic shown in Equation 18-1.

EQUATION 18-1: RANDOM ACCESS ADDRESS CALCULATION

```
If Packet Start Address + Offset > ERXND, then
ERDPT = Packet Start Address + Offset - (ERXND - ERXST + 1)
else
```

ERDPT = Packet Start Address + Offset

18.5.3.3 Freeing Receive Buffer Space

After the user application has processed a packet (or part of the packet) and needs to free the occupied buffer space used by the processed data, it must advance the Receive Buffer Read Pointer pair, ERXRDPT. The module always writes up to, but not over, the memory pointed to by the ERXRDPT registers. If an attempt to overwrite the Receive Buffer Read Pointer location occurs, the packet in progress is aborted, the RXERIF flag is set and an interrupt is generated (if enabled). In this manner, the hardware will never overwrite unprocessed packets. Normally, the ERXRDPT pair is advanced close to a value pointed to by the Next Packet Pointer which precedes the receive status vector for the current packet.

The Receive Buffer Read Pointer Low Byte (ERXRDPTL register) is internally buffered to prevent the pointer from moving when only one byte is updated. To move the ERXRDPT pair, the application must write to ERXRDPTL first. The write will update the internal buffer but will not affect the register. When the application writes to ERXRDPTH, the internally buffered low byte will be loaded into the ERXRDPTL register at the same time. The ERXRDPT bytes can be read in any order. When they are read, the actual value of the registers will be returned. As a result, the buffered low byte is not readable.

In addition to advancing the Receive Buffer Read Pointer, after each packet is fully processed, the application must set the PKTDEC bit (ECON2<6>). This causes the EPKTCNT register to decrement by 1. After decrementing, if EPKTCNT is '0', the PKTIF flag bit is automatically cleared. Otherwise, it remains set, indicating that additional packets are in the receive buffer and are waiting to be processed. Attempting to decrement EPKTCNT below 0 does not cause an underflow to 255, but may cause an unintentional interrupt; the application should avoid decrementing EPKTCNT in this situation.

Additionally, if the EPKTCNT register ever maximizes at 255, all new packets which are received will be aborted, even if buffer space is available. To indicate the error, the RXERIF is set and an interrupt is generated (if enabled). To prevent this condition, the user application must properly decrement the counter whenever a packet is processed. Because only one pointer is available to control buffer area ownership, the application must process packets in the order they are received. If a packet is to be saved and processed later, the application should copy the packet to an unused location in memory. This can be done efficiently using the integrated DMA controller (see **Section 18.9 "Direct Memory Access Controller"**).

18.5.3.4 Receive Buffer Free Space

At any time the application needs to know how much receive buffer space is remaining, it should read the Hardware Write Pointers (ERXWRPT registers) and compare it with the ERXRDPT registers. Combined with the known size of the receive buffer, the free space can be derived.

Note: The ERXWRPT registers only update when a packet has been successfully received. If the application reads it just before another packet is to be successfully completed, the value returned could be stale and off by the maximum frame length permitted (MAMXFLH:MAMXFLL) plus 8. Furthermore, as the application reads one byte of the ERXWRPT registers, a new packet may arrive and update the 13-bit pointer before the application has an opportunity to read the other byte of the ERXWRPT registers.

When reading the ERXWRPT registers with the receive hardware enabled, special care must be taken to ensure the low and high bytes are read as a matching set.

To be assured that a matching set is obtained:

- 1. Read the EPKTCNT register and save its contents.
- 2. Read ERXWRPTL and ERXWRPTH.
- 3. Read the EPKTCNT register again.
- 4. Compare the two packet counts. If they are not the same, go back to step 2.

With the Hardware Write Pointers obtained, the free space can be calculated as shown in Equation 18-2. The hardware prohibits moving the Write Pointer to the same value occupied by the ERXRDPT registers, so at least one byte will always go unused in the buffer. The Equation 18-2 calculation reflects the lost byte.

EQUATION 18-2: RECEIVE BUFFER FREE SPACE CALCULATION

```
If ERXWRPT > ERXRDPT, then

Free Space = (ERXND - ERXST) - (ERXWRPT - ERXRDPT)

else

if ERXWRPT = ERXRDPT, then

Free Space = (ERXND - ERXST)

else

Free Space = ERXRDPT - ERXWRPT - 1
```

Bit 7	Bit 6	Bit 5	Bit 4	Reset Values on Page:				
_	PKTIE	DMAIE	LINKIE	TXIE		TXERIE	RXERIE	67
_	PKTIF	DMAIF	LINKIF	TXIF	_	TXERIF	RXERIF	67
—	BUFER	_	r		RXBUSY	TXABRT	PHYRDY	67
TXRST	RXRST	RXRST DMAST CSUMEN TXRTS RXEN — —						
Transmit Sta	art Register	Low Byte (E	TXST<7:0>)					68
—	— — — Transmit Start Register High Byte (ETXST<12:8>)							
Transmit End Register Low Byte (ETXND<7:0>)								68
_	— — — Transmit End Register High Byte (ETXND<12:8>)							68
—	_	_	r TXPAUS RXPAUS PASSALL MARXEN					69
PADCFG2	PADCFG1	PADCFG0	TXCRCEN	TXCRCEN PHDREN HFRMEN FRMLNEN FULDPX				
—	DEFER	r	r — r r					69
_	- BBIPG6 BBIPG5 BBIPG4 BBIPG3 BBIPG2 BBIPG1 BBIPG0							69
—	— MAC Non Back-to-Back Inter-Packet Gap Register Low Byte (MAIPGL<6:0>)							69
_	MAC Non E	Back-to-Back	k Inter-Packe	t Gap Registe	er High Byte	(MAIPGH<6:0)>)	69
Maximum F	rame Lengt	h Register L	ow Byte (MA	MXFL<7:0>)				68
Maximum F	rame Lengt	h Register H	ligh Byte (MA	AMXFL<15:8	>)			68
	Transmit St Transmit St Transmit Er PADCFG2	Image: matrix of the sector	PKTIE DMAIE PKTIF DMAIF BUFER TXRST RXRST DMAST Transmit Start Register Low Byte (E Transmit Etart Register Low Byte (E PADCFG2 PADCFG1 PADCFG0 DEFER r BBIPG6 BBIPG5 MAC Non Back-to-Back MAC Non Back-to-Back Maximum Frame Length Register L	- PKTIE DMAIE LINKIE - PKTIF DMAIF LINKIF - BUFER - r TXRST RXRST DMAST CSUMEN Transmit Start Register Low Byte (ETXST<7:0>) - - - - - Transmit Start Transmit Ent Register Low Byte (ETXND<7:0>) - - - - - Transmit Start Transmit Ent Register Low Byte (ETXND<7:0>) - - - - - Transmit Ent - - - r PADCFG2 PADCFG1 PADCFG0 TXCRCEN - DEFER r r - BBIPG6 BBIPG5 BBIPG4 - MAC Non Back-to-Back Inter-Packe - MAC Non Back-to-Back Inter-Packe - - Maximum Frame Length Register Low Byte (MA - -	- PKTIE DMAIE LINKIE TXIE - PKTIF DMAIF LINKIF TXIF - BUFER - r - TXRST RXRST DMAST CSUMEN TXRTS Transmit Start Register Low Byte (ETXST<7:0>) - - - - - Transmit Start Register H Transmit Start Register H Transmit End Register Low Byte (ETXND<7:0>) - - - - - - Transmit End Register Hi - - - - Transmit End Register Hi - - - - Transmit End Register Hi - - - - r TXPAUS PADCFG2 PADCFG1 PADCFG0 TXCRCEN PHDREN - DEFER r r - - - BBIPG6 BBIPG5 BBIPG4 BBIPG3 - MAC Non Back-to-Back Inter-Packet Gap Register - MAC Non Back-to-Back Inter-Packet Gap Register - MAC Non Back-to-Back Inter-Vacket Gap Register	- PKTIE DMAIE LINKIE TXIE - PKTIF DMAIF LINKIF TXIF - BUFER r RXBUSY TXRST RXRST DMAST CSUMEN TXRTS RXEN Transmit Start Register Low Byte (ETXST<7:0>) Transmit Start Register Low Byte (ETXND<7:0>) Transmit End Register Low Byte (ETXND<7:0>) Transmit End Register High Byte (ETX) Transmit End Register High Byte (ETX) Transmit End Register High Byte (ETX) Transmit End Register High Byte (ETX) r TXPAUS RXPAUS PADCFG2 PADCFG1 PADCFG0 TXCRCEN	-PKTIEDMAIELINKIETXIE-TXERIE-PKTIFDMAIFLINKIFTXIF-TXERIF-BUFER-r-RXBUSYTXABRTTXRSTRXRSTDMASTCSUMENTXRTSRXEN-Transmit Start Register Low Byte (ETXST<7:0>)Transmit Start Register High Byte (ETXST<12:8>)Transmit End Register Low Byte (ETXND<7:0>)Transmit End Register High Byte (ETXND<12:8>)rTXRNDRXPAUSPASSALLPADCFG2PADCFG1PADCFG0TXCRCENPHDRENHFRMENFRMLNENDEFERrrrBBIPG6BBIPG5BBIPG4BBIPG3BBIPG2BBIPG1MAC Non Back-to-Back Inter-Packet Gap Register Low Byte (MAIPGL<6:0)	Image: constraint of the second sec

TABLE 18-6: SUMMARY OF REGISTERS ASSOCIATED WITH PACKET TRANSMISSION

Legend: — = unimplemented, r = reserved bit. Shaded cells are not used.

TABLE 18-7: SUMMARY OF REGISTERS ASSOCIATED WITH PACKET RECEPTION

	PKTIE			Values on Page:				
		DMAIE	LINKIE	TXIE	_	TXERIE	RXERIE	67
	PKTIF	DMAIF	LINKIF	TXIF	_	TXERIF	RXERIF	67
_	BUFER	-	r	_	RXBUSY	TXABRT	PHYRDY	67
UTOINC	PKTDEC	ETHEN						
TXRST	RXRST	RST DMAST CSUMEN TXRTS RXEN — —						
Receive Start Register Low Byte (ERXST<7:0>)								68
— — — Receive Start Register High Byte (ERXST<12:8>)								68
Receive End Register Low Byte (ERXND<7:0>)								68
— — Receive End Register High Byte (ERXND<12:8>)								68
Receive Buffer Read Pointer Low Byte (ERXRDPT<7:0>)								67
—	Receive Buffer Read Pointer High Byte (ERXRDPT<12:8>)						67	
UCEN ANDOR CRCEN PMEN MPEN HTEN MCEN BCEN						68		
Ethernet Packet Count Register								68
—	- – – r TXPAUS RXPAUS PASSALL MARXEN							69
PADCFG2 PADCFG1 PADCFG0 TXCRCEN PHDREN HFRMEN FRMLNEN FULDPX							69	
aximum Fr	rame Length	Register Lov	w Byte (MAN	1XFL<7:0>)				68
aximum Fr	rame Length	Register Hig	gh Byte (MAN	/IXFL<15:8>)			68
e e th A a	XRST ceive Sta ceive Sta ceive End ceive Buf ceive Buf JCEN ernet Pa ernet Pa DCFG2 ximum Fi	JTOINC PKTDEC XRST RXRST ceive Start Register Lo — — — ceive End Register Lo — — — ceive Buffer Read Poi — — — JCEN ANDOR JCEN ANDOR JCEN ANDOR JCEN ANDOR DCFG2 PADCFG1 ximum Frame Length	JTOINC PKTDEC ETHEN XRST RXRST DMAST ceive Start Register Low Byte (ER)	JTOINC PKTDEC ETHEN — XRST RXRST DMAST CSUMEN ceive Start Register Low Byte (ERXST<7:0>) — — Receive Star ceive End Register Low Byte (ERXND<7:0>) — — Receive Star ceive End Register Low Byte (ERXND<7:0>) — — Receive End ceive Buffer Read Pointer Low Byte (ERXRDP' — — Receive Buff	JTOINC PKTDEC ETHEN — — XRST RXRST DMAST CSUMEN TXRTS ceive Start Register Low Byte (ERXST<7:0>) — — Receive Start Register Higgister Higgister Low Byte (ERXND<7:0>) — — — Receive Start Register Higgister Low Byte (ERXND<7:0>) — — — Receive End Register Higgister Higgister Compared Higgister Low Byte (ERXRDPT<7:0>) — — — Receive Buffer Read Pointer Low Byte (ERXRDPT<7:0>) — — — Receive Buffer Read Pointer Low Byte (ERXRDPT<7:0>) — — — Receive Buffer Read Pointer Low Byte (ERXRDPT<7:0>) — — — Receive Buffer Read Pointer Low Byte (ERXRDPT JCEN ANDOR CRCEN PMEN MPEN uernet Packet Count Register	JTOINC PKTDEC ETHEN — Imagettttttttt <th< td=""><td>JTOINC PKTDEC ETHEN — @ []</td><td>JTOINC PKTDEC ETHEN — D D D</td></th<>	JTOINC PKTDEC ETHEN — @ []	JTOINC PKTDEC ETHEN — D D D

Legend: — = unimplemented, r = reserved bit. Shaded cells are not used.

18.6 Duplex Mode Configuration and Negotiation

The Ethernet module does not support Automatic Duplex mode negotiation. If it is connected to an automatic duplex negotiation enabled network switch or Ethernet controller, the module will be detected as a half-duplex device. To communicate in full duplex, the module and the remote node (switch, router or Ethernet controller) must be manually configured for full-duplex operation.

18.6.1 HALF-DUPLEX OPERATION

The Ethernet module operates in Half-Duplex mode when the FULDPX (MACON3<0>) and PDPXMD (PHCON1<8>) bits are cleared (= 0). If only one of these two bits is set, the module will be in an indeterminate state and not function correctly. Since switching between Full and Half-Duplex modes may result in this indeterminate state, it is recommended that the application not transmit any packets (maintain the TXRTS bit clear), and disable packet reception (maintain the RXEN bit clear) during this period.

In Half-Duplex mode, only one Ethernet controller may be transmitting on the physical medium at any time. If the application requests a packet to be transmitted by setting the TXRTS bit while another Ethernet controller is already transmitting, the Ethernet module will delay, waiting for the remote transmitter to stop. When it stops, the module will attempt to transmit its packet. Should another Ethernet controller start transmitting at approximately the same time, the data on the wire will become corrupt and a collision will occur.

The hardware will handle this condition in one of two ways. If the collision occurs before 64 bytes have been transmitted, the following events occur:

- 1. the TXRTS bit remains set;
- 2. the transmit error interrupt does not occur;
- 3. a random exponential backoff delay elapses, as defined by the IEEE 802.3 specification;
- 4. a new attempt to transmit the packet from the beginning occurs. The application does not need to intervene.

If the number of retransmission attempts reaches 15 and another collision occurs, the packet is aborted and the TXRTS bit is cleared. The application will then be responsible for taking appropriate action. The application will be able to determine that the packet was aborted instead of being successfully transmitted by reading the TXABRT flag. For more information, see **Section 18.5.2 "Transmitting Packets"**.

If the collision occurs after 64 bytes have already been transmitted, the packet is immediately aborted without any retransmission attempts. Ordinarily, in IEEE 802.3 compliant networks which are properly configured, this late collision will not occur. User intervention may be required to correct the issue. This problem may occur as a result of a full-duplex node attempting to transmit on the half-duplex medium. Alternately, the module may be attempting to operate in Half-Duplex mode while it may be connected to a full-duplex network. Excessively long cabling and network size may also be a possible cause of late collisions.

18.6.2 FULL-DUPLEX OPERATION

The Ethernet module operates in Full-Duplex mode when the FULDPX (MACON3<0>) and PDPXMD (PHCON1<8>) bits are both set (= 1). If only one of these two bits is clear, the module will be in an indeterminate state and not function correctly. Again, since switching between Full and Half-Duplex modes may result in this indeterminate state, it is recommended that the application not transmit any packets and should disable packet reception during this period.

In Full-Duplex mode, packets will be transmitted while simultaneously packets may be received. Given this, it is impossible to cause any collisions when transmitting packets.

18.7 Flow Control

The Ethernet module implements hardware flow control for both Full and Half-Duplex modes. The operation of this feature differs depending on which mode is being used.

18.7.1 HALF-DUPLEX MODE

In Half-Duplex mode, setting the FCEN0 bit (EFLOCON<0>) causes flow control to be enabled. When FCEN0 is set, a continuous preamble pattern of alternating '1's and '0's (55h) will automatically be transmitted on the Ethernet medium. Any connected nodes will see the transmission and either not transmit anything, waiting for the transmission to end, or will attempt to transmit and immediately cause a collision. Because a collision will always occur, no nodes on the network will be able to communicate with each other and no new packets will arrive.

When the application causes the module to transmit a packet by setting the TXRTS bit, the preamble pattern will stop being transmitted. An inter-packet delay will pass as configured by register MABBIPG, and then the module will attempt to transmit its packet. After the inter-packet delay, other nodes may begin to transmit. Because all traffic was jammed previously, several nodes may begin transmitting and a series of collisions may occur. When the module successfully finishes transmitting its packet or aborts it, the transmission of the preamble pattern will automatically restart. When the application wishes to no longer jam the network, it should clear the FCEN0 bit. The preamble transmission will resume.

Given the detrimental network effects that are possible and lack of effectiveness, it is not recommend that half-duplex flow control be used unless the application will be in a closed network environment with proper testing.

18.7.2 FULL-DUPLEX MODE

In Full-Duplex mode (MACON3<0> = 1), hardware flow control is implemented by means of transmitting pause control frames, as defined by the IEEE 802.3 specification. Pause control frames are 64-byte frames consisting of the reserved Multicast destination address of 01-80-C2-00-00-01, the source address of the sender, a special pause opcode, a 2-byte pause timer value and padding/CRC.


Normally, when a pause control frame is received by a MAC, the MAC will finish the packet it is transmitting and then stop transmitting any new frames. The pause timer value will be extracted from the control frame and

used to initialize an internal timer. The timer will automatically decrement every 512 bit times, or 51.2 μ s. While the timer is counting down, reception of packets is still enabled. If new pause frames arrive, the timer will be re-initialized with the new pause timer value. When the timer reaches zero, or was sent a frame with a zero pause timer value, the MAC that received the pause frame will resume transmitting any pending packets. To prevent a pause frame from stopping all traffic on the entire network, Ethernet switches and routers do not propagate pause control frames in Full-Duplex mode. The pause operation only applies to the direct recipient.

A sample network is shown in Figure 18-11. If Computer A were to be transmitting too much data to the microcontroller-based application in Full-Duplex mode, the Ethernet module could transmit a pause control frame to stop the data which is being sent to it. The Ethernet Switch would take the pause frame and stop sending data to the application. If Computer A continues to send data, the Ethernet Switch will buffer the data so it can be transmitted later when its pause timer expires. If the Ethernet Switch begins to run out of buffer space, it will likely transmit a pause control frame of its own to Computer A.

If, for some reason the Ethernet Switch does not generate a pause control frame of its own, or one of the nodes does not properly handle the pause frame it receives, then packets will inevitably be dropped. In any event, any communication between Computer A and Computer B will always be completely unaffected.

FIGURE 18-11: SAMPLE FULL-DUPLEX NETWORK



To enable flow control in Full-Duplex mode, set the TXPAUS and RXPAUS bits in the MACON1 register. Then, at any time that the receiver buffer is running out of space, set the Flow Control Enable bits, FCEN1:FCEN0 (EFLOCON<1:0>). The module will automatically finish transmitting anything that was in progress and then send a valid pause frame loaded with the selected pause timer value. Depending on the mode selected, the application may need to eventually clear Flow Control mode by again writing to the FCEN bits.

When the RXPAUS bit is set and a valid pause frame arrives with a non-zero pause timer value, the module will automatically inhibit transmissions. If the TXRTS bit becomes set to send a packet, the hardware will simply wait until the pause timer expires before attempting to send the packet and subsequently, clearing the TXRTS bit. Normally, this is transparent to the microcontroller, and it will never know that a pause frame had been received. Should it be desirable to know when the MAC is paused or not, the user should set the PASSALL bit (MACON1<1>), then manually interpret the pause control frames which may arrive.

REGISTER 18-19: EFLOCON: ETHERNET FLOW CONTROL REGISTER

- - - r FCEN1 FCEN0 bit 7 bit 0	U-0	U-0	U-0	U-0	U-0	R-0	R/W-0	R/W-0
bit 7 bit 0	—	—	—	—	—	r	FCEN1	FCEN0
	bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-3	Unimplemented: Read as '0'
bit 2	Reserved: Do not use
bit 1-0	FCEN1:FCEN0: Flow Control Enable bits
	When FULDPX (MACON3<0>) = 1: 11 = Send one pause frame with a '0' timer value and then turn flow control off 10 = Send pause frames periodically 01 = Send one pause frame then turn flow control off 00 = Flow control off When FULDPX (MACON3<0>) = 0: x1 = Flow control on
	x0 = Flow control off

TABLE 18-8: SUMMARY OF REGISTERS USED WITH FLOW CONTROL

Register Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page:
ECON1	TXRST	RXRST	DMAST	CSUMEN	TXRTS	RXEN	_	_	64
MACON1	r TXPAUS RXPAUS PASSALL MARXEN								
MABBIPG	_	BBIPG6	-rTXPAUSRXPAUSPASSALLMARXENBBIPG5BBIPG4BBIPG3BBIPG2BBIPG1BBIPG0rFCEN1FCEN0						69
EFLOCON	r FCEN1 FCEN0							69	
EPAUSL	Pause Tim	Pause Timer Value Register Low Byte (EPAUS<7:0>)							69
EPAUSH	Pause Tim	er Value Re	egister Higl	n Byte (EPA	US<15:8>)				69

Legend: — = unimplemented, r = reserved bit. Shaded cells are not used.

Γ.

18.8 Receive Filters

To minimize microcontroller processing overhead, the Ethernet module incorporates a range of different receive filters which can automatically reject packets which are not needed. Six different types of packet filters are implemented:

- Unicast
- Multicast
- Broadcast
- Pattern Match
- Magic Packet[™]
- Hash Table

The individual filters are all configured by the ERXFCON register (Register 18-20). More than one filter can be active at any given time. Additionally, the filters can be configured by the ANDOR bit to either logically AND or logically OR the tests of several filters. In other words, the filters may be set so that only packets accepted by all active filters are accepted, or a packet accepted by any one filter is accepted. The flowcharts in Figure 18-12 and Figure 18-13 show the effect that each of the filters will have, depending on the setting of ANDOR.

The device can enter Promiscuous mode and receive all legal packets by setting the ERXFCON register to 20h (enabling only the CRC filter for valid packets). The proper setting of the register will depend on the application requirements.

18.8.1 UNICAST FILTER

The Unicast receive filter checks the destination address of all incoming packets. If the destination address exactly matches the contents of the MAADR registers, the packet meets the Unicast filter criteria.

18.8.2 MULTICAST FILTER

The Multicast receive filter checks the destination address of all incoming packets. If the Least Significant bit of the first byte of the destination address is set, the packet meets the Multicast filter criteria.

18.8.3 BROADCAST FILTER

The Broadcast receive filter checks the destination address of all incoming packets. If the destination address is FF-FF-FF-FF-FF, the packet meets the Broadcast filter criteria.

18.8.4 HASH TABLE FILTER

The Hash Table receive filter is typically used to receive traffic sent to a specific Multicast group address. Because it checks the specific destination address of packets, it is capable of filtering out more unwanted packets than the Multicast filter.

The filter performs a 32-bit CRC over the six destination address bytes in the packet, using the polynomial 4C11DB7h. From the resulting 32-bit binary number, a 6-bit value is derived from bits 28:23. This value in turn points to location in a table formed by the Ethernet Hash Table registers, ETH0 through ETH7. If the bit in that location is set, the packet meets the Hash Table filter criteria and is accepted. The specific pointer values for each bit location in the table are shown in Table 18-9.

An example of the Hash Table operation is shown in Example 18-1. In this case, the destination address 01-00-00-00-01-2C produces a Table Pointer value of 34h, which points to bit 4 of ETH6. If this bit is '1', the packet will be accepted.

By extension, clearing every bit in the Hash Table registers means that the filter criteria will never be met. Similarly, if every bit in the Hash Table is set, the filter criteria will always be met.

TABLE 18-9:	BIT ASSIGNMENTS IN HASH
	TABLE REGISTERS

Register	Bit Number in Hash Table							
	7	6	5	4	3	2	1	0
EHT0	07	06	05	04	03	02	01	00
EHT1	0F	0E	0D	0C	0B	0A	09	08
EHT2	17	16	15	14	13	12	11	10
EHT3	1F	1E	1D	1C	1B	1A	19	18
EHT4	27	26	25	24	23	22	21	20
EHT5	2F	2E	2D	2C	2B	2A	29	28
EHT6	37	36	35	34	33	32	31	30
EHT7	3F	3E	3D	3C	3B	ЗA	39	38

EXAMPLE 18-1: DERIVING A HASH TABLE LOCATION

Packet Destination Address:						
	01-00-00-00-01-2C (hex)					
ResultofCRC-32with4C11DB7h:						
110 1 1010 0 000 10	11 0100 0101 0111 0101 (binary)					
Pointerderivedfrombits28:23ofCRCresult:						
	110100 (binary), or 34 (hex)					
CorrespondingHashTableLocation:						
	ETH6<4>					

REGISTER 18-20: ERXFCON: ETHERNET RECEIVE FILTER CONTROL REGISTER

R/W-1	R/W-0	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1	
UCEN	ANDOR	CRCEN	PMEN	MPEN	HTEN	MCEN	BCEN	
bit 7		·		·		·	bit (
Logondy								
Legend: R = Readable	e bit	W = Writable	oit	U = Unimple	mented bit, read	1 as '0'		
-n = Value at		'1' = Bit is set		'0' = Bit is cl		x = Bit is unkr	nown	
iii valao at				o Bitlool	Jaroa			
bit 7	When ANDO 1 = Packets 0 = Filter disa When ANDO	not having a des abled <u>PR = 0:</u> with a destination	stination add					
bit 6	ANDOR: AND/OR Filter Select bit 1 = AND: Packets will be rejected unless all enabled filters accept the packet 0 = OR: Packets will be accepted unless all enabled filters reject the packet							
bit 5	CRCEN: Post-Filter CRC Check Enable bit 1 = All packets with an invalid CRC will be discarded 0 = The CRC validity will be ignored							
bit 4	When ANDO 1 = Packets 0 = Filter disa When ANDO	must meet the F abled 9 <u>R = 0:</u> which meet the	Pattern Matcl		-	led		
bit 3	MPEN: Magic Packet Filter Enable bit <u>When ANDOR = 1:</u> 1 = Packets must be Magic Packets for the local MAC address or they will be discarded 0 = Filter disabled <u>When ANDOR = 0:</u> 1 = Magic Packets for the local MAC address will be accepted 0 = Filter disabled							
bit 2	HTEN: Hash Table Filter Enable bit <u>When ANDOR = 1:</u> 1 = Packets must meet the Hash Table criteria or they will be discarded 0 = Filter disabled <u>When ANDOR = 0:</u> 1 = Packets which meet the Hash Table criteria will be accepted 0 = Filter disabled							
bit 1	 MCEN: Multicast Filter Enable bit When ANDOR = 1: 1 = The LSb of the first byte of the packet's destination address must be set, or they will be discarded 0 = Filter disabled When ANDOR = 0: 1 = Packets which have the LSb of the first byte in the destination address set, will be accepted 0 = Filter disabled 							
bit 0	When ANDO 1 = Packets 0 = Filter disa When ANDO	must have a des abled) <u>R = 0:</u> which have a de	stination add			·	carded	







FIGURE 18-13: RECEIVE FILTERING USING AND LOGIC



18.8.5 PATTERN MATCH FILTER

The Pattern Match filter selects up to 64 bytes from the incoming packet and calculates an IP checksum of the bytes. The checksum is then compared to the EPMCS registers. The packet meets the Pattern Match filter criteria if the calculated checksum matches the EPMCS registers. The Pattern Match filter may be useful for filtering packets which have expected data inside them.

To use the Pattern Match filter, the application must program the Pattern Match offset (EPMOH:EPMOL), all of the Pattern Match mask bytes (EPMM0:EPMM7) and the Pattern Match Checksum register pair (EPMCSH:EPMCSL). The Pattern Match offset should be loaded with the offset from the beginning of the destination address field to the 64-byte window which will be used for the checksum computation. Within the 64-byte window, each individual byte can be selectively included or excluded from the checksum computation by setting or clearing the respective bit in the Pattern Match mask. If a packet is received which would cause the 64 byte window to extend past the end of the CRC, the filter criteria will immediately not be met, even if the corresponding mask bits are all '0'.

Note: In all cases, the value of the Pattern Match offset must be even for proper operation. Programming the EMPO register pair with an odd value will cause unpredictable results. The Pattern Match Checksum registers should be programmed to the checksum which is expected for the selected bytes. The checksum is calculated in the same manner that the DMA module calculates checksums (see **Section 18.9.2 "Checksum Calculations"**). Data bytes which have corresponding mask bits programmed to '0' are completely removed for purposes of calculating the checksum, as opposed to treating the data bytes as zero.

As an example, if the application wished to filter all packets having a particular source MAC address of 00-04-A3-FF-FF-FF, it could program the Pattern Match offset to 0000h and then set bits 6 and 7 of EPMM0 and bits 0, 1, 2 and 3 of EPMM1 (assuming all other mask bits are '0'). The proper checksum to program into the EPMCS registers would be 5BFCh. As an alternative configuration, it could program the offset to 0006h and set bits 0, 1, 2, 3, 4 and 5 of EPMM0. The checksum would still be 5BFCh. However, the second case would be less desirable as packets less than 70 bytes long could never meet the Pattern Match criteria, even if they would generate the proper checksum given the mask configuration.

Another example of a Pattern Match filter is illustrated in Figure 18-14.


FIGURE 18-14: SAMPLE PATTERN MATCH FORMAT

Input Configuration: EMPOH:EPMOL = 0006h EPMM7:EPMM0 = 000000000001F0Ah EPMCSH:EPMCSL = 563Fh FCS Field DA SA Type/Length Data Received Data 11 22 33 44 55 66 77 88 99 AA BB CC 00 5A 09 0A 0B 0C 0D ... 40 ... FE 45 23 01 Byte # 0 1 2 3 4 5 6 789 10 11 12 13 17 18 . . . 70 . . . 15 16 Bytes Used for **Checksum Computation** 64-Byte Window Used for Pattern Match Values Used for Checksum Computation = {88h, AAh, 09h, 0Ah, 0Bh, 0Ch, 0Dh, 00h} (00h padding byte added by hardware) Note: Received data is shown in hexadecimal. Byte numbers are shown in decimal format.

18.8.6 MAGIC PACKET FILTER

The Magic Packet pattern consists of a sync pattern of six FFh bytes, followed by 16 repeats of the destination address (Figure 18-15). The Magic Packet filter checks the destination address and data fields of all incoming packets. If the destination address matches the MAADR registers and the data field holds a valid Magic Packet pattern someplace within it, then the packet will meet the Magic Packet filter criteria.

FIGURE 18-15: SAMPLE MAGIC PACKET™ FORMAT



18.9 Direct Memory Access Controller

The Ethernet module incorporates a dual purpose DMA controller, which can be used to copy data between locations within the 8-Kbyte memory buffer. It can also be used to calculate a 16-bit checksum which is compatible with various industry standard communication protocols, including TCP, UDP, IP, ICMP, etc.

The DMA is controlled using three pointers and several status/control bits:

- EDMASTH:EDMASTL: Source Start Address
- EDMANDH: EDMANDL: Source End Address
- EDMADSTH:EDMADSTL: Destination Start Address
- DMAST and CSUMEN (ECON1<5,4>): DMA Start/Busy and Checksum Enable bits
- DMAIE and DMAIF (EIE<5> and EIR<5>): DMA Interrupt Enable and Flag bits

The Source and End Pointers define what data will be copied or checksumed. The Destination Pointer, used only when copying data, defines where copied data will be placed. All three pointers are with respect to the 8-Kbyte Ethernet memory and cannot be used to access memory in the PIC[®] microcontroller data memory space.

When a DMA operation begins, the EDMAST register pair is copied into an Internal Source Pointer. The DMA will execute on one byte at a time and then increment the Internal Source Pointer. However, if a byte is processed and the Internal Source Pointer is equal to the Receive Buffer End Pointer pair, ERXND, the Source Pointer will not be incremented. Instead, the Internal Source Pointer will be loaded with the Receive Buffer Start Pointer pair, ERXST. In this way, the DMA will follow the circular FIFO structure of the receive buffer and received packets can be processed using one operation. The DMA operation will end when the Internal Source Pointer matches the EDMAND Pointers.

While any DMA operation is in progress, the DMA Pointers and the CSUMEN bit (ECON1<4>) should not be modified. The DMA operation can be canceled at any time by clearing the DMAST bit (ECON1<5>). No registers will change; however, some memory bytes may already have been copied if a DMA copy was in progress.

Some operational requirements must always be kept in mind when using the DMA. Failure to observe these requirements may result in loss of Ethernet buffer data, or even complete failure of Ethernet operation:

- If the EDMAND Pointers cannot be reached because of the receive buffer wrapping behavior, the DMA operation will never end.
- By design, the DMA module cannot be used to copy or calculate a checksum over only one byte (EDMAST = EDMAND). An attempt to do so may overwrite all memory in the buffer and never end.

- After termination of a DMA operation (DMAST is cleared by hardware or firmware), the application must not set DMAST again within 4 instruction cycles.
- To ensure reliable operation, avoid having the application access EDATA during a DMA copy operation. EDATA may be safely accessed during DMA checksum operations.

18.9.1 COPYING MEMORY

To copy memory within the buffer:

- 1. Program the EDMAST, EDMAND, and EDMADST register pairs with the appropriate start, end and destination addresses. The EDMAST registers should point to the first byte to copy from, the EDMAND registers should point to the last byte to copy and the EDMADST registers should point to the first byte in the destination range. The destination range will always be linear, never wrapping at any values except from 8191 to 0 (the 8-Kbyte memory boundary). Extreme care should be taken when calculating the End Pointer to prevent a never ending DMA operation which would overwrite the entire 8-Kbyte buffer.
- If desired, set the DMAIE (EIE<5>) and ETHIE (PIE2<5>) bits, and clear the DMAIF (EIR<5>) flag bit to enable an interrupt at the end of the copy process.
- 3. Clear the CSUMEN (ECON1<4>) bit.
- 4. Start the DMA copy by setting the DMAST (ECON1<5>) bit.

If a transmit operation is in progress (TXRTS bit is set) while the DMAST bit is set, the module will wait until the transmit operation is complete before attempting to do the DMA copy. This possible delay is required because the DMA and transmission engine are unable to access the buffer at the same time.

When the copy is complete, the DMA hardware will clear the DMAST bit, set the DMAIF bit and generate an interrupt (if enabled). The pointers and the EDMACS registers will not be modified.

After the DMA module has been initialized and has begun its copy, one instruction cycle (TCY) will be required for each byte copied. However, if the Ethernet receive hardware accumulates one byte of data, the DMA will stall that cycle, yielding to the higher priority operation. If a maximum size, 1518-byte packet was copied while no other memory bandwidth was being used, the DMA module would require slightly more than 145.7 μ s to complete at a core frequency of 41.667 MHz. The time required to copy a minimum size packet of 64 bytes would be approximately 6.2 μ s (at 41.667 MHz) plus register configuration time.

18.9.2 CHECKSUM CALCULATIONS

The checksum calculation logic treats the source data as a series of 16-bit big-endian integers. If the source range contains an odd number of bytes, a padding byte of 00h is effectively added to the end of the series for purposes of calculating the checksum.

The calculated checksum is the 16-bit, one's complement of the one's complement sum of all 16-bit integers. For example, if the bytes included in the checksum were {89h, ABh, CDh}, the checksum would begin by computing 89ABh + CD00h. A carry out of the 16th bit would occur in the example, so in 16-bit one's complement arithmetic, it would be added back to the first bit. The resulting value of 56ACh would finally be complemented to achieve a checksum of A953h.

To calculate a checksum:

- Set the EDMAST and EDMAND register pairs to point to the first and last bytes of buffer data to be included in the checksum. Care should be taken when programming these pointers to prevent a never-ending checksum calculation due to receive buffer wrapping.
- To generate an optional interrupt when the checksum calculation is done, set the DMAIE (EIE<5>) and ETHIE (PIE2<5>) bits and clear the DMAIF (EIR<5>) bit.
- 3. Start the calculation by setting the CSUMEN (ECON1<4>) and DMAST (ECON1<5>) bits.

When the checksum is finished being calculated, the hardware will clear the DMAST bit, set the DMAIF bit and an interrupt will be generated if enabled. The DMA Pointers will not be modified, and no memory will be written to. The EDMACSH and EDMACSL registers will contain the calculated checksum. The application may write this value into a packet, compare this value with zero (to validate a received block of data containing a checksum field in it), or compare it with some other checksum, such as a pseudo header checksum used in various protocols (TCP, UDP, etc.).

When operating the DMA in Checksum mode, it takes one instruction cycle (TCY) for every byte included in the checksum. As a result, if a checksum over 1446 bytes was performed, the DMA module would require slightly more than 138.8 μ s to complete the operation at 41.667 MHz.

At the same frequency, a small 20-byte header field would take approximately 1.9 μ s plus DMA setup time to calculate a sum. These estimated times assume that the Ethernet receive hardware does not need memory access bandwidth and the CPU does not issue any reads or writes to the EDATA register while the DMA is computing.

Like the DMA Copy mode, the checksum operation will not start until the TXRTS bit (ECON1<3>) is clear. This may considerably increase the checksum calculation time if the application transmits a large packet and immediately attempts to validate a checksum on a received packet.

Register Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page	
EIE		PKTIE	DMAIE	LINKIE	TXIE	_	TXERIE	RXERIE	67	
EIR		PKTIF	DMAIF	LINKIF	TXIF	_	TXERIF	RXERIF	67	
ECON1	TXRST	RXRST	DMAST	CSUMEN	TXRTS	RXEN	—	—	64	
ERXNDL	Receive E	nd Registe	er Low Byte	(ERXND<7	:0>)				67	
ERXNDH	— — — Receive End Register High Byte (ERXND<12:8>)								67	
EDMASTL	DMA Star	DMA Start Register Low Byte (EDMAST<7:0>)								
EDMASTH		—	_	DMA Start I	Register Hig	jh Byte (ED	MAST<12:8	8>)	67	
EDMANDL	DMA End	Register L	ow Byte (E	DMAND<7:()>)				67	
EDMANDH		_	—	DMA End F	Register Hig	h Byte (EDI	MAND<12:8	>)	67	
EDMADSTL	DMA Dest	DMA Destination Register Low Byte (EDMADST<7:0>)								
EDMADSTH	— — — DMA Destination Register High Byte (EDMADST<12:8>)								67	
EDMACSL	DMA Checksum Register Low Byte (EDMACS<7:0>)									
EDMACSH	DMA Checksum Register High Byte (EDMACS<15:8>)									

TABLE 18-10: SUMMARY OF REGISTERS ASSOCIATED WITH THE DMA CONTROLLER

Legend: — = unimplemented. Shaded cells are not used.

18.10 Module Resets

The Ethernet module provides selective module Resets:

- Transmit Only Reset
- · Receive Only Reset

18.10.1 MICROCONTROLLER RESETS

Following any standard Reset event, the Ethernet module returns to a known state. The contents of the Ethernet buffer memory are unknown. All SFR and PHY registers are loaded with their specified Reset values, depending on the type of Reset event. However, the PHY registers must not be accessed until the PHY start-up timer has expired and the PHYRDY bit (ESTAT<0>) becomes set, or at least 1 ms has passed since the ETHEN bit was set. For more details, see **Section 18.1.3.1 "Start-up Timer"**.

18.10.2 TRANSMIT ONLY RESET

The Transmit Only Reset is performed by writing a '1' to the TXRST bit (ECON1<7>). This resets the transmit logic only. Other register and control blocks, such as buffer management and host interface, are not affected by a Transmit Only Reset event. To return to normal operation, the TXRST bit must be cleared in software. After clearing TXRST, firmware must not write to any Ethernet module SFRs for at least 1.6 μ s. After the delay, normal operation can resume.

18.10.3 RECEIVE ONLY RESET

The Receive Only Reset is performed by writing a '1' to the RXRST bit (ECON1<6>). This action resets receive logic only. Other register and control blocks, such as the buffer management and host interface blocks, are not affected by a Receive Only Reset event. To return to normal operation, the RXRST bit is cleared in software. After clearing RXRST, firmware must not write to any Ethernet module SFRs for at least 1.6 μ s. After the delay, normal operation can resume.

NOTES:

19.0 MASTER SYNCHRONOUS SERIAL PORT (MSSP) MODULE

19.1 Master SSP (MSSP) Module Overview

The Master Synchronous Serial Port (MSSP) module is a serial interface, useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be serial EEPROMs, shift registers, display drivers, A/D converters, etc. The MSSP module can operate in one of two modes:

- Serial Peripheral Interface (SPI)
- Inter-Integrated Circuit (I²C[™])
 - Full Master mode
 - Slave mode (with general address call)

The I^2C interface supports the following modes in hardware:

- · Master mode
- Multi-Master mode
- Slave mode

The 64-pin and 80-pin devices of the PIC18F97J60 family have one MSSP module, designated as MSSP1. The 100-pin devices have two MSSP modules, designated as MSSP1 and MSSP2. Each module operates independently of the other.

Note:	Throughout this section, generic refer- ences to an MSSP module in any of its operating modes may be interpreted as being equally applicable to MSSP1 or MSSP2. Register names and module I/O signals use the generic designator 'x' to
	indicate the use of a numeral to distinguish a particular module when required. Control bit names are not individuated.

19.2 Control Registers

Each MSSP module has three associated control registers. These include a status register (SSPxSTAT) and two control registers (SSPxCON1 and SSPxCON2). The use of these registers and their individual configuration bits differ significantly depending on whether the MSSP module is operating in SPI or I^2C mode.

Additional details are provided under the individual sections.

Note:	In devices with more than one MSSP
	module, it is very important to pay close
	attention to the SSPxCON register names.
	SSP1CON1 and SSP1CON2 control
	different operational aspects of the same
	module, while SSP1CON1 and
	SSP2CON1 control the same features for
	two different modules.

19.3 SPI Mode

The SPI mode allows 8 bits of data to be synchronously transmitted and received simultaneously. All four modes of SPI are supported. To accomplish communication, typically three pins are used:

- Serial Data Out (SDOx) RC5/SDO1 (or RD4/SDO2 for 100-pin devices)
- Serial Data In (SDIx) RC4/SDI1/SDA1 (or RD5/SDI2/SDA2 for 100-pin devices)
- Serial Clock (SCKx) RC3/SCK1/SCL1 (or RD6/SCK2/SCL2 for 100-pin devices)


Additionally, a fourth pin may be used when in a Slave mode of operation:

 Slave Select (SSx) – RF7/SS1 (or RD7/SS2 for 100-pin devices)

Figure 19-1 shows the block diagram of the MSSP module when operating in SPI mode.

FIGURE 19-1:	MSSP B
	(SPI MO





19.3.1 REGISTERS

Each MSSP module has four registers for SPI mode operation. These are:

- MSSPx Control Register 1 (SSPxCON1)
- MSSPx Status Register (SSPxSTAT)
- Serial Receive/Transmit Buffer Register (SSPxBUF)
- MSSPx Shift Register (SSPxSR) Not directly accessible

SSPxCON1 and SSPxSTAT are the control and status registers in SPI mode operation. The SSPxCON1 register is readable and writable. The lower 6 bits of the SSPxSTAT are read-only. The upper two bits of the SSPxSTAT are read/write.

SSPxSR is the shift register used for shifting data in or out. SSPxBUF is the buffer register to which data bytes are written to or read from.

In receive operations, SSPxSR and SSPxBUF together create a double-buffered receiver. When SSPxSR receives a complete byte, it is transferred to SSPxBUF and the SSPxIF interrupt is set.

During transmission, the SSPxBUF is not double-buffered. A write to SSPxBUF will write to both SSPxBUF and SSPxSR.

REGISTER 19-1: SSPxSTAT: MSSPx STATUS REGISTER (SPI MODE)

0145		R-0	R-0	R-0	R-0	R-0	R-0				
SMP	CKE ⁽¹⁾	D/A	Р	S	R/W	UA	BF				
oit 7							bit (
_egend:											
R = Readab	le bit	W = Writable	bit	U = Unimplen	nented bit, rea	d as '0'					
n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown				
pit 7	SMP: Sampl	e bit									
	<u>SPI Master r</u>										
		a sampled at er a sampled at m									
	<u>SPI Slave m</u>			output time							
		e cleared when	SPI is used i	n Slave mode.							
oit 6	CKE: SPI CI	CKE: SPI Clock Select bit ⁽¹⁾									
	1 = Transmit occurs on transition from active to Idle clock state										
	0 <mark>= Transmit</mark>	occurs on trans	sition from Idl	e to active clock	state						
oit 5	D/A: Data/Ad										
	Used in I ² C r	node only.									
pit 4	P: Stop bit	·									
		node only. This	bit is cleared	when the MSS	P module is di	sabled, SSPEN	is cleared.				
oit 3	S: Start bit										
	Used in I ² C r	•									
pit 2		Vrite Information	n bit								
	Used in I ² C r	•									
pit 1	UA: Update										
	Used in I ² C r	-									
oit O		ull Status bit (Re		only)							
		complete, SSP									
		not complete, S	SPXBUF IS E	empty							
	Polarity of clock s	tate is set by th	e CKP bit (SS	SPxCON1<4>).							

REGISTER 19-2: SSPxCON1: MSSPx CONTROL REGISTER 1 (SPI MODE)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
WCOL	SSPOV ⁽¹⁾	SSPEN ⁽²⁾	CKP	SSPM3 ⁽³⁾	SSPM2 ⁽³⁾	SSPM1 ⁽³⁾	SSPM0 ⁽³⁾				
bit 7							bit C				
Legend:											
R = Readabl		W = Writable		•	mented bit, read	d as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown				
1.11.7											
bit 7		 WCOL: Write Collision Detect bit (Transmit mode only) 1 = The SSPxBUF register is written while it is still transmitting the previous word (must be cleared in 									
	software)⊥ = 1 software		s written whi	ie it is still transf	nitting the prev	ious wora (mus	t de cleared ir				
	0 = No collis										
bit 6	SSPOV: Rec	eive Overflow I	ndicator bit ⁽¹⁾)							
	SPI Slave mo	ode:									
				PxBUF register							
				Overflow can o							
	software)		only transm	itting data, to a	avoid setting o	veniow (must	be cleared in				
	0 = No overf										
bit 5	SSPEN: Mas	SSPEN: Master Synchronous Serial Port Enable bit ⁽²⁾									
	1 = Enables	1 = Enables serial port and configures SCKx, SDOx, SDIx and \overline{SSx} as serial port pins									
	0 = Disables	serial port and	configures th	ese pins as I/O	port pins						
bit 4	CKP: Clock F	Polarity Select b	oit								
		for clock is a h	0								
		for clock is a lo			a (3)						
bit 3-0	SSPM3:SSPM0: Master Synchronous Serial Port Mode Select bits ⁽³⁾										
	0101 = SPI Slave mode, clock = SCKx pin, <u>SSx</u> pin control disabled, <u>SSx</u> can be used as I/O pin 0100 = SPI Slave mode, clock = SCKx pin, <u>SSx</u> pin control enabled										
		laster mode, clo									
		Aaster mode, cl									
		/laster mode, cl									
	0000 = SPI N	/laster mode, cl	ock = Fosc/4	4							
Note 1: In	Master mode, th	ne overflow bit i	s not set sind	ce each new red	ception (and tra	nsmission) is ir	nitiated by				
	riting to the SSP					, -	5				
2. \A	/hon this hit is or	ablad those ni	ne must he r	roporty configu	rod on input or	outout					

- **2:** When this bit is enabled, these pins must be properly configured as input or output.
- **3:** Bit combinations not specifically listed here are either reserved or implemented in I^2C^{TM} mode only.

19.3.2 OPERATION

When initializing the SPI, several options need to be specified. This is done by programming the appropriate control bits (SSPxCON1<5:0> and SSPxSTAT<7:6>). These control bits allow the following to be specified:

- Master mode (SCKx is the clock output)
- Slave mode (SCKx is the clock input)
- Clock Polarity (Idle state of SCKx)
- Data Input Sample Phase (middle or end of data output time)
- Clock Edge (output data on rising/falling edge of SCKx)
- Clock Rate (Master mode only)
- Slave Select mode (Slave mode only)

Each MSSP module consists of a transmit/receive shift register (SSPxSR) and a buffer register (SSPxBUF). The SSPxSR shifts the data in and out of the device, MSb first. The SSPxBUF holds the data that was written to the SSPxSR until the received data is ready. Once the 8 bits of data have been received, that byte is moved to the SSPxBUF register. Then, the Buffer Full detect bit, BF (SSPxSTAT<0>), and the interrupt flag bit, SSPxIF, are set. This double-buffering of the received data (SSPxBUF) allows the next byte to start reception before reading the data that was just received. Any write to the SSPxBUF register during transmission/reception of data will be ignored and the Write Collision detect bit, WCOL (SSPxCON1<7>), will be set. User software must clear the WCOL bit so that it can be determined if the following write(s) to the SSPxBUF register completed successfully.

When the application software is expecting to receive valid data, the SSPxBUF should be read before the next byte of data to transfer is written to the SSPxBUF. The Buffer Full bit, BF (SSPxSTAT<0>), indicates when SSPxBUF has been loaded with the received data (transmission is complete). When the SSPxBUF is read, the BF bit is cleared. This data may be irrelevant if the SPI is only a transmitter. Generally, the MSSP interrupt is used to determine when the transmission/reception has completed. The SSPxBUF must be read and/or written. If the interrupt method is not going to be used, then software polling can be done to ensure that a write collision does not occur. Example 19-1 shows the loading of the SSP1BUF (SSP1SR) for data transmission.

The SSPxSR is not directly readable or writable and can only be accessed by addressing the SSPxBUF register. Additionally, the SSPxSTAT register indicates the various status conditions.

EXAMPLE 19-1: LOADING THE SSP1BUF (SSP1SR) REGISTER

LOOP	BTFSS BRA MOVF	LOOP	;Has data been received (transmit complete)? ;No ;WREG reg = contents of SSP1BUF
	MOVWF	RXDATA	;Save in user RAM, if data is meaningful
	MOVF MOVWF	TXDATA, W SSP1BUF	;W reg = contents of TXDATA ;New data to xmit

19.3.3 ENABLING SPI I/O

To enable the serial port, MSSP Enable bit, SSPEN (SSPxCON1<5>), must be set. To reset or reconfigure SPI mode, clear the SSPEN bit, reinitialize the SSPxCON registers and then set the SSPEN bit. This configures the SDIx, SDOx, SCKx and SSx pins as serial port pins. For the pins to behave as the serial port function, some must have their data direction bits (in the TRIS register) appropriately programmed as follows:

- SDIx is automatically controlled by the SPI module
- SDOx must have TRISC<5> (or TRISD<4>) bit cleared
- SCKx (Master mode) must have TRISC<3> (or TRISD<6>) bit cleared
- SCKx (Slave mode) must have TRISC<3> (or TRISD<6>) bit set
- SSx must have TRISF<7> (or TRISD<7>) bit set

Any serial port function that is not desired may be overridden by programming the corresponding data direction (TRIS) register to the opposite value.

19.3.4 TYPICAL CONNECTION

Figure 19-2 shows a typical connection between two microcontrollers. The master controller (Processor 1) initiates the data transfer by sending the SCKx signal. Data is shifted out of both shift registers on their programmed clock edge and latched on the opposite edge of the clock. Both processors should be programmed to the same Clock Polarity (CKP), then both controllers would send and receive data at the same time. Whether the data is meaningful (or dummy data) depends on the application software. This leads to three scenarios for data transmission:

- · Master sends data Slave sends dummy data
- Master sends data Slave sends data
- · Master sends dummy data Slave sends data




FIGURE 19-2: SPI MASTER/SLAVE CONNECTION

19.3.5 MASTER MODE

The master can initiate the data transfer at any time because it controls the SCKx. The master determines when the slave (Processor 2, Figure 19-2) will broadcast data by the software protocol.

In Master mode, the data is transmitted/received as soon as the SSPxBUF register is written to. If the SPI is only going to receive, the SDOx output could be disabled (programmed as an input). The SSPxSR register will continue to shift in the signal present on the SDIx pin at the programmed clock rate. As each byte is received, it will be loaded into the SSPxBUF register as if a normal received byte (interrupts and status bits appropriately set). This could be useful in receiver applications as a "Line Activity Monitor" mode. The clock polarity is selected by appropriately programming the CKP bit (SSPxCON1<4>). This then, would give waveforms for SPI communication as shown in Figure 19-3, Figure 19-5 and Figure 19-6, where the MSB is transmitted first. In Master mode, the SPI clock rate (bit rate) is user-programmable to be one of the following:

- Fosc/4 (or Tcy)
- Fosc/16 (or 4 Tcy)
- Fosc/64 (or 16 Tcy)
- Timer2 output/2

This allows a maximum data rate (at 40 MHz) of 10.00 Mbps.

Figure 19-3 shows the waveforms for Master mode. When the CKE bit is set, the SDOx data is valid before there is a clock edge on SCKx. The change of the input sample is shown based on the state of the SMP bit. The time when the SSPxBUF is loaded with the received data is shown.




FIGURE 19-3: SPI MODE WAVEFORM (MASTER MODE)

19.3.6 SLAVE MODE

In Slave mode, the data is transmitted and received as the external clock pulses appear on SCKx. When the last bit is latched, the SSPxIF interrupt flag bit is set.

Before enabling the module in SPI Slave mode, the clock line must match the proper Idle state. The clock line can be observed by reading the SCKx pin. The Idle state is determined by the CKP bit (SSPxCON1<4>).

While in Slave mode, the external clock is supplied by the external clock source on the SCKx pin. This external clock must meet the minimum high and low times as specified in the electrical specifications.

While in Sleep mode, the slave can transmit/receive data. When a byte is received, the device will wake-up from Sleep.

19.3.7 SLAVE SELECT SYNCHRONIZATION

The \overline{SSx} pin allows a Synchronous Slave mode. The SPI must be in Slave mode with \overline{SSx} pin control enabled (SSPxCON1<3:0> = 04h). When the \overline{SSx} pin is low, transmission and reception are enabled and the


SDOx pin is driven. When the SSx pin goes high, the SDOx pin is no longer driven, even if in the middle of a transmitted byte, and becomes a floating output. External pull-up/pull-down resistors may be desirable depending on the application.

- Note 1: When the SPI is in Slave mode with SSx pin control enabled (SSPxCON1<3:0> = 0100), the SPI module will reset if the SSx pin is set to VDD.
 - 2: If the SPI is used in Slave mode with CKE set, then the SSx pin control must be enabled.

When the SPI module resets, the bit counter is forced to '0'. This can be done by either forcing the SSx pin to a high level or clearing the SSPEN bit.

To emulate two-wire communication, the SDOx pin can be connected to the SDIx pin. When the SPI needs to operate as a receiver, the SDOx pin can be configured as an input. This disables transmissions from the SDOx. The SDIx can always be left as an input (SDIx function) since it cannot create a bus conflict.

FIGURE 19-4: SLAVE SYNCHRONIZATION WAVEFORM







FIGURE 19-6: SPI MODE WAVEFORM (SLAVE MODE WITH CKE = 1)



19.3.8 OPERATION IN POWER-MANAGED MODES

In SPI Master mode, module clocks may be operating at a different speed than when in full-power mode. In the case of Sleep mode, all clocks are halted.

In Idle modes, a clock is provided to the peripherals. That clock should be from the primary clock source, the secondary clock (Timer1 oscillator at 32.768 kHz) or the INTRC source. See **Section 2.7 "Clock Sources and Oscillator Switching"** for additional information.

In most cases, the speed that the master clocks SPI data is not important; however, this should be evaluated for each system.

If MSSP interrupts are enabled, they can wake the controller from Sleep mode, or one of the Idle modes, when the master completes sending data. If an exit from Sleep or Idle mode is not desired, MSSP interrupts should be disabled.

If the Sleep mode is selected, all module clocks are halted and the transmission/reception will remain in that state until the devices wakes. After the device returns to Run mode, the module will resume transmitting and receiving data.

In SPI Slave mode, the SPI Transmit/Receive Shift register operates asynchronously to the device. This allows the device to be placed in any power-managed mode and data to be shifted into the SPI Transmit/Receive Shift register. When all 8 bits have been received, the MSSP interrupt flag bit will be set, and if enabled, will wake the device.

19.3.9 EFFECTS OF A RESET

A Reset disables the MSSP module and terminates the current transfer.

19.3.10 BUS MODE COMPATIBILITY

Table 19-1 shows the compatibility between the standard SPI modes and the states of the CKP and CKE control bits.

|--|

Standard SPI Mode	Control Bits State				
Terminology	СКР	CKE			
0, 0	0	1			
0, 1	0	0			
1, 0	1	1			
1, 1	1	0			

There is also an SMP bit which controls when the data is sampled.

19.3.11 SPI CLOCK SPEED AND MODULE INTERACTIONS

Because MSSP1 and MSSP2 are independent modules, they can operate simultaneously at different data rates. Setting the SSPM3:SSPM0 bits of the SSPxCON1 register determines the rate for the corresponding module.

An exception is when both modules use Timer2 as a time base in Master mode. In this instance, any changes to the Timer2 operation will affect both MSSP modules equally. If different bit rates are required for each module, the user should select one of the other three time base options for one of the modules.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page:
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	63
PIR1	PSPIF	ADIF	RC1IF	TX1IF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	65
PIE1	PSPIE	ADIE	RC1IE	TX1IE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	65
IPR1	PSPIP	ADIP	RC1IP	TX1IP	SSP1IP	CCP1IP	TMR2IP	TMR1IP	65
PIR3	SSP2IF ⁽¹⁾	BCL2IF	RC2IF	TX2IF	TMR4IF	CCP5IF	CCP4IF	CCP3IF	65
PIE3	SSP2IE ⁽¹⁾	BCL2IE	RC2IE	TX2IE	TMR4IE	CCP5IE	CCP4IE	CCP3IE	65
IPR3	SSP2IP ⁽¹⁾	BCL2IP	RC2IP	TX2IP	TMR4IP	CCP5IP	CCP4IP	CCP3IP	65
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	65
TRISD	TRISD7 ⁽¹⁾	TRISD6 ⁽¹⁾	TRISD5 ⁽¹⁾	TRISD4 ⁽¹⁾	TRISD3	TRISD2	TRISD1	TRISD0	65
TRISF	TRISF7	TRISF6	TRISF5	TRISF4	TRISF3	TRISF2	TRISF1	TRISF0	65
SSP1BUF	MSSP1 Re	ceive Buffer	/Transmit R	egister					64
SSP1CON1	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	64
SSP1STAT	SMP	CKE	D/Ā	Р	S	R/W	UA	BF	64
SSP2BUF MSSP2 Receive Buffer/Transmit Register									
SSP2CON1	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	67
SSP2STAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	67

TABLE 19-2: REGISTERS ASSOCIATED WITH SPI OPERATION

Legend: Shaded cells are not used by the MSSP module in SPI mode.

Note 1: These bits are only available in 100-pin devices; otherwise, they are unimplemented and read as '0'.

19.4 I²C Mode


The MSSP module in I²C mode fully implements all master and slave functions (including general call support) and provides interrupts on Start and Stop bits in hardware to determine a free bus (multi-master function). The MSSP module implements the standard mode specifications, as well as 7-bit and 10-bit addressing.

Two pins are used for data transfer:

- Serial clock (SCLx) RC3/SCK1/SCL1 (or RD6/SCK2/SCL2 for 100-pin devices)
- Serial data (SDAx) RC4/SDI1/SDA1 (or RD5/SDI2/SDA2 for 100-pin devices)

The user must configure these pins as inputs by setting the TRISC<4:3> or TRISD<5:4> bits.

FIGURE 19-7: MSSP BLOCK DIAGRAM (I²C™ MODE)



19.4.1 REGISTERS

The MSSP module has six registers for $\mathsf{I}^2\mathsf{C}$ operation. These are:

- MSSPx Control Register 1 (SSPxCON1)
- MSSPx Control Register 2 (SSPxCON2)
- MSSPx Status Register (SSPxSTAT)
- MSSPx Receive Buffer/Transmit Register (SSPxBUF)
- MSSPx Shift Register (SSPxSR) Not directly accessible
- MSSPx Address Register (SSPxADD)

SSPxCON1, SSPxCON2 and SSPxSTAT are the control and status registers in I²C mode operation. The SSPxCON1 and SSPxCON2 registers are readable and writable. The lower 6 bits of the SSPxSTAT are read-only. The upper two bits of the SSPxSTAT are read/write.

Many of the bits in SSPxCON2 assume different functions, depending on whether the module is operating in Master or Slave mode. SSPxCON2<5:1> also assume different names in Slave mode. The different aspects of SSPxCON2 are shown in Register 19-5 (for Master mode) and Register 19-6 (Slave mode).

SSPxSR is the shift register used for shifting data in or out. SSPxBUF is the buffer register to which data bytes are written to or read from.

SSPxADD register holds the slave device address when the MSSP is configured in I²C Slave mode. When the MSSP is configured in Master mode, the lower seven bits of SSPxADD act as the Baud Rate Generator reload value.

In receive operations, SSPxSR and SSPxBUF together create a double-buffered receiver. When SSPxSR receives a complete byte, it is transferred to SSPxBUF and the SSPxIF interrupt is set.

During transmission, the SSPxBUF is not double-buffered. A write to SSPxBUF will write to both SSPxBUF and SSPxSR.

R/W-0	R/W-0	R-0	R-0	R-0		R-0	R-0	R-0			
SMP	CKE	D/Ā	P ⁽¹⁾	S ⁽¹⁾		R/W ^(2,3)	UA	BF			
bit 7	•	•		•			•	bit			
Lonordi											
Legend:	a hit	$\lambda = \lambda $	la hit		lomoni	tad bit raa	d aa 'O'				
R = Readable bit -n = Value at POR		W = Writable bit				ted bit, rea					
	FUR	'1' = Bit is s	el	'0' = Bit is	cleared	J	x = Bit is unkr	IOWII			
bit 7	SMP: Slew I	Rate Control b	pit								
		Slave mode:									
			bled for Standa bled for High-S				1 MHz)				
bit 6	CKE: SMBu		J J -			,					
	In Master or	Slave mode:									
		SMBus specifi									
bit 5	0 = Disable SMBus specific inputs D/A: Data/Address bit										
	In Master mode: Reserved.										
	In Slave mode:										
	 1 = Indicates that the last byte received or transmitted was data 0 = Indicates that the last byte received or transmitted was address 										
bit 4	P: Stop bit ⁽¹⁾		byte received e		, was a						
	1 = Indicates that a Stop bit has been detected last										
	0 = Stop bit was not detected last										
bit 3	 Start bit⁽¹⁾ 1 = Indicates that a Start bit has been detected last 										
		was not detec		lected last							
bit 2	R/W: Read/Write Information bit (I^2C mode only) ^(2,3)										
	In Slave mode:										
	1 = Read 0 = Write										
	0 = white In Master mode:										
	1 = Transmit is in progress										
		t is not in prog									
bit 1	UA: Update Address bit (10-Bit Slave mode only)										
	 1 = Indicates that the user needs to update the address in the SSPxADD register 0 = Address does not need to be updated 										
bit 0	BF: Buffer Full Status bit										
	In Transmit mode:										
	1 = SSPxBUF is full 0 = SSPxBUF is empty										
	In Receive mode:										
	1 = SSPxBUF is full (does not include the \overline{ACK} and Stop bits) 0 = SSPxBUF is empty (does not include the ACK and Stop bits)										
					a Stop	5113)					
	nis bit is cleared				Irooo	atab Thia	bit is only valid [.]	from the			
			nation tollowing		ness m	iaturi. 1111S	bit is only valid	nom me			

REGISTER 19-3: SSPxSTAT: MSSPx STATUS REGISTER (I²C[™] MODE)

- This bit holds the R/W bit information following the last address match. This bit is only valid from the address match to the next Start bit, Stop bit or not ACK bit.
- 3: ORing this bit with SEN, RSEN, PEN, RCEN or ACKEN will indicate if the MSSP is in Active mode.

REGISTER 19-4: SSPxCON1: MSSPx CONTROL REGISTER 1 (I²C[™] MODE)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0				
bit 7			•		•	•	bit C				
Legend: R = Readab	le hit	W = Writable	hit	II = I Inimplei	mented bit, read	1 as '0'					
-n = Value a		'1' = Bit is set		'0' = Bit is cle		x = Bit is unki	าดพท				
					arcu		IOWIT				
bit 7	WCOL: Wri	te Collision Dete	ct bit								
	In Master Tr	ransmit mode:									
		to the SSPxBU	F register wa	as attempted w	hile the I ² C co	onditions were	not valid for a				
	transmi	ssion to be start	ed (must be d	leared in softw	are)						
		0 = No collision									
		insmit mode:									
		1 = The SSPxBUF register is written while it is still transmitting the previous word (must be cleared in									
	software)										
	0 = No collision In Receive mode (Master or Slave modes):										
		n't care" bit.		<u></u>							
bit 6	SSPOV: Receive Overflow Indicator bit										
	In Receive mode:										
	1 = A byte is received while the SSPxBUF register is still holding the previous byte (must be cleared										
	in software)										
	0 = No overflow										
	In Transmit mode:										
		on't care" bit in T									
bit 5	SSPEN: Master Synchronous Serial Port Enable bit										
	1 = Enables the serial port and configures the SDAx and SCLx pins as the serial port pins ⁽¹⁾										
L :1 1	 Disables serial port and configures these pins as I/O port pins⁽¹⁾ CKP: SCKx Release Control bit 										
bit 4			I DIL								
	<u>In Slave mode:</u> 1 = Releases clock										
	1 = Releases clock 0 = Holds clock low (clock stretch), used to ensure data setup time										
	In Master mode:										
	Unused in t										
bit 3-0	SSPM3:SS	PM0: Master Sy	nchronous Se	rial Port Mode	Select bits						
	-	SSPM3:SSPM0: Master Synchronous Serial Port Mode Select bits 1111 = I ² C Slave mode, 10-bit addressing with Start and Stop bit interrupts enabled ⁽²⁾									
	1110 = I²C	Slave mode, 7-b	it addressing	with Start and	Stop bit interru						
		Firmware Contro									
	$1000 = I^2C$	Master mode, cl	ock = Fosc/(4	4 * (SSPADD +	1)) ⁽²⁾						
	$0111 = I^2C$	Slave mode, 10- Slave mode, 7-b	bit addressin	g`-' (2)							
	0110 = I²C	Slave moue, 7-0	n auuressing	. /							
Note 1: V	Vhen enabled, t	he SDAx and SC	Lx pins must	be configured	as inputs.						
		not enocifically l	-	-	-	od in SPI mode	only				

2: Bit combinations not specifically listed here are either reserved or implemented in SPI mode only.

REGISTER 19-5: SSPxCON2: MSSPx CONTROL REGISTER 2 (I²C[™] MASTER MODE)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
GCEN	ACKSTAT	ACKDT ⁽¹⁾	ACKEN ⁽²⁾	RCEN ⁽²⁾	PEN ⁽²⁾	RSEN ⁽²⁾	SEN ⁽²⁾				
oit 7	·						bit				
Legend:											
R = Readable bit		W = Writable bit		U = Unimplemented bit, read as '0'							
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown							
bit 7	GCEN: Gene	eral Call Enable	bit (Slave mo	de only)							
	Unused in Master mode.										
bit 6	ACKSTAT: Acknowledge Status bit (Master Transmit mode only)										
	1 = Acknowledge was not received from slave										
	0 = Acknowledge was received from slave										
bit 5	ACKDT: Acknowledge Data bit (Master Receive mode only) ⁽¹⁾										
	1 = Not Acknowledge										
L:1 4	0 = Acknowledge										
bit 4	ACKEN: Acknowledge Sequence Enable bit ⁽²⁾ 1 = Initiate Acknowledge sequence on SDAx and SCLx pins and transmit ACKDT data bit										
	Automatically cleared by hardware.										
	0 = Acknowledge sequence Idle										
bit 3	RCEN: Receive Enable bit (Master Receive mode only) ⁽²⁾										
	1 = Enables Receive mode for I ² C 0 = Receive Idle										
bit 2	PEN: Stop Condition Enable bit ⁽²⁾										
	 1 = Initiate Stop condition on SDAx and SCLx pins. Automatically cleared by hardware. 0 = Stop condition Idle 										
bit 1	RSEN: Repeated Start Condition Enable bit ⁽²⁾										
	 1 = Initiate Repeated Start condition on SDAx and SCLx pins. Automatically cleared by hardware. 0 = Repeated Start condition Idle 										
bit 0	SEN: Start Condition Enable/Stretch Enable bit ⁽²⁾										
	1 = Initiate St 0 = Start cone		SDAx and S	CLx pins. Auto	matically cleare	ed by hardware.					
Note 1 · V	alue that will be t	ransmitted whe	en the user init	iates an Ackno	wledge seque	nce at the end c	of a receive.				

2: If the I²C module is active, these bits may not be set (no spooling) and the SSPxBUF may not be written (or writes to the SSPxBUF are disabled).

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
GCEN	ACKSTAT	ADMSK5	ADMSK4	ADMSK3	ADMSK2	ADMSK1	SEN ⁽¹⁾				
bit 7							bit C				
Legend:											
R = Readable bit		W = Writable bit		U = Unimplemented bit, read as '0'							
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown					
bit 7	GCEN: General Call Enable bit (Slave mode only)										
	 1 = Enable interrupt when a general call address (0000h) is received in the SSPxSR 0 = General call address disabled 										
bit 6	ACKSTAT: Acknowledge Status bit										
	Unused in Slave mode.										
bit 5-2	ADMSK5:ADMSK2: Slave Address Mask Select bits										
	 1 = Masking of corresponding bits of SSPxADD enabled 0 = Masking of corresponding bits of SSPxADD disabled 										
bit 1	ADMSK1: Slave Address Least Significant Mask Select bit										
	In 7-Bit Addressing mode:										
	 1 = Masking of SSPxADD<1> is only enabled 0 = Masking of SSPxADD<1> is only disabled 										
	In 10-Bit Addressing mode: 1 = Masking of SSPxADD<1:0> enabled 0 = Masking of SSPxADD<1:0> disabled										
bit 0	SEN: Stretch Enable bit ⁽¹⁾										
	 1 = Clock stretching is enabled for both slave transmit and slave receive (stretch enabled) 0 = Clock stretching is disabled 										

REGISTER 19-6: SSPxCON2: MSSPx CONTROL REGISTER 2 (I²C[™] SLAVE MODE)

Note 1: If the I²C module is active, this bit may not be set (no spooling) and the SSPxBUF may not be written (or writes to the SSPxBUF are disabled).

19.4.2 OPERATION

The MSSP module functions are enabled by setting the MSSP Enable bit, SSPEN (SSPxCON1<5>).

The SSPxCON1 register allows control of the I^2C operation. Four mode selection bits (SSPxCON1<3:0>) allow one of the following I^2C modes to be selected:

- I²C Master mode, clock = (Fosc/4) x (SSPxADD + 1)
- I²C Slave mode (7-bit addressing)
- I²C Slave mode (10-bit addressing)
- I²C Slave mode (7-bit addressing) with Start and Stop bit interrupts enabled
- I²C Slave mode (10-bit addressing) with Start and Stop bit interrupts enabled
- I²C Firmware Controlled Master mode, slave is Idle

Selection of any I²C mode, with the SSPEN bit set, forces the SCLx and SDAx pins to be open-drain, provided these pins are programmed to inputs by setting the appropriate TRISC or TRISD bits. To ensure proper operation of the module, pull-up resistors must be provided externally to the SCLx and SDAx pins.

19.4.3 SLAVE MODE

In Slave mode, the SCLx and SDAx pins must be configured as inputs (TRISC<4:3> or TRISD<5:4> are set). The MSSP module will override the input state with the output data when required (slave-transmitter).

The I^2C Slave mode hardware will always generate an interrupt on an exact address match. In addition, address masking will also allow the hardware to generate an interrupt for more than one address (up to 31 in 7-bit addressing, and up to 63 in 10-bit addressing). Through the mode select bits, the user can also choose to interrupt on Start and Stop bits.

When an address is matched, or the data transfer after an address match is received, the hardware automatically will generate the Acknowledge (ACK) pulse and load the SSPxBUF register with the received value currently in the SSPxSR register.

Any combination of the following conditions will cause the MSSP module not to give this ACK pulse:

- The Buffer Full bit, BF (SSPxSTAT<0>), was set before the transfer was received.
- The MSSP Overflow bit, SSPOV (SSPxCON1<6>), was set before the transfer was received.

In this case, the SSPxSR register value is not loaded into the SSPxBUF, but bit SSPxIF is set. The BF bit is cleared by reading the SSPxBUF register, while bit SSPOV is cleared through software. The SCLx clock input must have a minimum high and low for proper operation. The high and low times of the I^2C specification, as well as the requirement of the MSSP module, are shown in timing parameter 100 and parameter 101.

19.4.3.1 Addressing

Once the MSSP module has been enabled, it waits for a Start condition to occur. Following the Start condition, the 8 bits are shifted into the SSPxSR register. All incoming bits are sampled with the rising edge of the clock (SCLx) line. The value of register SSPxSR<7:1> is compared to the value of the SSPxADD register. The address is compared on the falling edge of the eighth clock (SCLx) pulse. If the addresses match and the BF and SSPOV bits are clear, the following events occur:

- 1. The SSPxSR register value is loaded into the SSPxBUF register.
- 2. The Buffer Full bit, BF, is set.
- 3. An ACK pulse is generated.
- 4. The MSSP Interrupt Flag bit, SSPxIF, is set (and the interrupt is generated, if enabled) on the falling edge of the ninth SCLx pulse.

In 10-Bit Addressing mode, two address bytes need to be received by the slave. The five Most Significant bits (MSbs) of the first address byte specify if this is a 10-bit address. Bit R/\overline{W} (SSPxSTAT<2>) must specify a write so the slave device will receive the second address byte. For a 10-bit address, the first byte would equal '11110 A9 A8 0', where 'A9' and 'A8' are the two MSbs of the address. The sequence of events for 10-bit addressing is as follows, with steps 7 through 9 for the slave-transmitter:

- 1. Receive first (high) byte of address (bits SSPxIF, BF and UA are set).
- 2. Update the SSPxADD register with second (low) byte of address (clears bit UA and releases the SCLx line).
- 3. Read the SSPxBUF register (clears bit BF) and clear flag bit, SSPxIF.
- 4. Receive second (low) byte of address (bits SSPxIF, BF and UA are set).
- 5. Update the SSPxADD register with the first (high) byte of address. If match releases SCLx line, this will clear bit UA.
- 6. Read the SSPxBUF register (clears bit BF) and clear flag bit, SSPxIF.
- 7. Receive Repeated Start condition.
- 8. Receive first (high) byte of address (bits SSPxIF and BF are set).
- 9. Read the SSPxBUF register (clears bit BF) and clear flag bit SSPxIF.

19.4.3.2 Address Masking

Masking an address bit causes that bit to become a "don't care". When one address bit is masked, two addresses will be Acknowledged and cause an interrupt. It is possible to mask more than one address bit at a time, which makes it possible to Acknowledge up to 31 addresses in 7-bit mode, and up to 63 addresses in 10-bit mode (see Example 19-2).

The l^2C Slave behaves the same way whether address masking is used or not. However, when address masking is used, the l^2C slave can Acknowledge multiple addresses and cause interrupts. When this occurs, it is necessary to determine which address caused the interrupt by checking SSPxBUF.

In 7-Bit Addressing mode, address mask bits, ADMSK<5:1> (SSPxCON2<5:1>), mask the corresponding address bits in the SSPxADD register. For any ADMSK bits that are set (ADMSK<n> = 1), the corresponding address bit is ignored (SSPxADD<n> = x). For the module to issue an address Acknowledge, it is sufficient to match only on addresses that do not have an active address mask. In 10-Bit Addressing mode, bits ADMSK<5:2> mask the corresponding address bits in the SSPxADD register. In addition, ADMSK1 simultaneously masks the two LSbs of the address (SSPxADD<1:0>). For any ADMSK bits that are active (ADMSK<n> = 1), the corresponding address bit is ignored (SSPxADD<n> = x). Also note, that although in 10-Bit Addressing mode, the upper address bits reuse part of the SSPxADD register bits. The address mask bits do not interact with those bits; they only affect the lower address bits.

- **Note 1:** ADMSK1 masks the two Least Significant bits of the address.
 - The two Most Significant bits of the address are not affected by address masking.

EXAMPLE 19-2: ADDRESS MASKING EXAMPLES

7-Bit Addressing:

SSPxADD<7:1> = A0h (1010000) (SSPxADD<0> is assumed to be '0') ADMSK<5:1> = 00111 Addresses Acknowledged: A0h, A2h, A4h, A6h, A8h, AAh, ACh, AEh

10-Bit Addressing:

SSPxADD<7:0> = A0h (10100000) (the two MSb of the address are ignored in this example since they are not affected by masking) ADMSK<5:1> = 00111

Addresses Acknowledged: A0h, A1h, A2h, A3h, A4h, A5h, A6h, A7h, A8h, A9h, AAh, ABh, ACh, ADh, AEh, AFh

19.4.3.3 Reception

When the R/W bit of the address byte is clear and an address match occurs, the R/W bit of the SSPxSTAT register is cleared. The received address is loaded into the SSPxBUF register and the SDAx line is held low (ACK).

When the address byte overflow condition exists, then the no Acknowledge (ACK) pulse is given. An overflow condition is defined as either bit BF (SSPxSTAT<0>) is set, or bit SSPOV (SSPxCON1<6>) is set.

An MSSP interrupt is generated for each data transfer byte. The interrupt flag bit, SSPxIF, must be cleared in software. The SSPxSTAT register is used to determine the status of the byte.

If SEN is enabled (SSPxCON2<0> = 1), SCKx/SCLx (RC3 or RD6) will be held low (clock stretch) following each data transfer. The clock must be released by setting bit, CKP (SSPxCON1<4>). See **Section 19.4.4** "**Clock Stretching**" for more details.

19.4.3.4 Transmission

When the R/W bit of the incoming address byte is set and an address match occurs, the R/W bit of the SSPxSTAT register is set. The received address is loaded into the SSPxBUF register. The ACK pulse will be sent on the ninth bit and pin RC3 or RD6 is held low, regardless of SEN (see **Section 19.4.4** "**Clock Stretching**" for more details). By stretching the clock, the master will be unable to assert another clock pulse until the slave is done preparing the transmit data. The transmit data must be loaded into the SSPxBUF register which also loads the SSPxSR register. Then, pin RC3 or RD6 should be enabled by setting bit, CKP (SSPxCON1<4>). The eight data bits are shifted out on the falling edge of the SCLx input. This ensures that the SDAx signal is valid during the SCLx high time (Figure 19-10).

The ACK pulse from the master-receiver is latched on the rising edge of the ninth SCLx input pulse. If the SDAx line is high (not ACK), then the data transfer is complete. In this case, when the ACK is latched by the slave, the slave logic is reset (resets SSPxSTAT register) and the slave monitors for another occurrence of the Start bit. If the SDAx line was low (ACK), the next transmit data must be loaded into the SSPxBUF register. Again, pin RC3 or RD6 must be enabled by setting bit CKP.

An MSSP interrupt is generated for each data transfer byte. The SSPxIF bit must be cleared in software and the SSPxSTAT register is used to determine the status of the byte. The SSPxIF bit is set on the falling edge of the ninth clock pulse.






FIGURE 19-9: I²C[™] SLAVE MODE TIMING WITH SEN = 0 AND ADMSK<5:1> = 01011 (RECEPTION, 7-BIT ADDRESS)










FIGURE 19-12: I²C[™] SLAVE MODE TIMING WITH SEN = 0 AND ADMSK<5:1> = 01001 (RECEPTION, 10-BIT ADDRESS)





19.4.4 CLOCK STRETCHING

Both 7-Bit and 10-Bit Slave modes implement automatic clock stretching during a transmit sequence.

The SEN bit (SSPxCON2<0>) allows clock stretching to be enabled during receives. Setting SEN will cause the SCLx pin to be held low at the end of each data receive sequence.

19.4.4.1 Clock Stretching for 7-Bit Slave Receive Mode (SEN = 1)

In 7-Bit Slave Receive mode, on the falling edge of the ninth clock at the end of the ACK sequence, if the BF bit is set, the CKP bit in the SSPxCON1 register is automatically cleared, forcing the SCLx output to be held low. The CKP being cleared to '0' will assert the SCLx line low. The CKP bit must be set in the user's ISR before reception is allowed to continue. By holding the SCLx line low, the user has time to service the ISR and read the contents of the SSPxBUF before the master device can initiate another receive sequence. This will prevent buffer overruns from occurring (see Figure 19-15).

- Note 1: If the user reads the contents of the SSPxBUF before the falling edge of the ninth clock, thus clearing the BF bit, the CKP bit will not be cleared and clock stretching will not occur.
 - 2: The CKP bit can be set in software regardless of the state of the BF bit. The user should be careful to clear the BF bit in the ISR before the next receive sequence in order to prevent an overflow condition.

19.4.4.2 Clock Stretching for 10-Bit Slave Receive Mode (SEN = 1)

In 10-Bit Slave Receive mode during the address sequence, clock stretching automatically takes place but CKP is not cleared. During this time, if the UA bit is set after the ninth clock, clock stretching is initiated. The UA bit is set after receiving the upper byte of the 10-bit address and following the receive of the second byte of the 10-bit address with the R/W bit cleared to '0'. The release of the clock line occurs upon updating SSPxADD. Clock stretching will occur on each data receive sequence as described in 7-bit mode.

Note: If the user polls the UA bit and clears it by updating the SSPxADD register before the falling edge of the ninth clock occurs and if the user hasn't cleared the BF bit by reading the SSPxBUF register before that time, then the CKP bit will still NOT be asserted low. Clock stretching on the basis of the state of the BF bit only occurs during a data sequence, not an address sequence.

19.4.4.3 Clock Stretching for 7-Bit Slave Transmit Mode

The 7-Bit Slave Transmit mode implements clock stretching by clearing the CKP bit after the falling edge of the ninth clock, if the BF bit is clear. This occurs regardless of the state of the SEN bit.

The user's ISR must set the CKP bit before transmission is allowed to continue. By holding the SCLx line low, the user has time to service the ISR and load the contents of the SSPxBUF before the master device can initiate another transmit sequence (see Figure 19-10).

- Note 1: If the user loads the contents of SSPxBUF, setting the BF bit before the falling edge of the ninth clock, the CKP bit will not be cleared and clock stretching will not occur.
 - **2:** The CKP bit can be set in software regardless of the state of the BF bit.


19.4.4.4 Clock Stretching for 10-Bit Slave Transmit Mode


In 10-Bit Slave Transmit mode, clock stretching is controlled during the first two address sequences by the state of the UA bit, just as it is in 10-Bit Slave Receive mode. The first two addresses are followed by a third address sequence which contains the high-order bits of the 10-bit address and the R/W bit set to '1'. After the third address sequence is performed, the UA bit is not set, the module is now configured in Transmit mode and clock stretching is controlled by the BF flag as in 7-Bit Slave Transmit mode (see Figure 19-13).


19.4.4.5 Clock Synchronization and the CKP bit


When the CKP bit is cleared, the SCLx output is forced to '0'. However, clearing the CKP bit will not assert the SCLx output low until the SCLx output is already sampled low. Therefore, the CKP bit will not assert the SCLx line until an external I^2C master device has

already asserted the SCLx line. The SCLx output will remain low until the CKP bit is set and all other devices on the I^2 C bus have deasserted SCLx. This ensures that a write to the CKP bit will not violate the minimum high time requirement for SCLx (see Figure 19-14).









19.4.5 GENERAL CALL ADDRESS SUPPORT

The addressing procedure for the I^2C bus is such that the first byte after the Start condition usually determines which device will be the slave addressed by the master. The exception is the general call address, which can address all devices. When this address is used, all devices should, in theory, respond with an Acknowledge.

The general call address is one of eight addresses reserved for specific purposes by the I²C protocol. It consists of all '0's with R/W = 0.


The general call address is recognized when the General Call Enable bit, GCEN, is enabled (SSPxCON2<7> set). Following a Start bit detect, 8 bits are shifted into the SSPxSR and the address is compared against the SSPxADD. It is also compared to the general call address and fixed in hardware.

If the general call address matches, the SSPxSR is transferred to the SSPxBUF, the BF flag bit is set (eighth bit) and on the falling edge of the ninth bit (ACK bit), the SSPxIF interrupt flag bit is set.

When the interrupt is serviced, the source for the interrupt can be checked by reading the contents of the SSPxBUF. The value can be used to determine if the address was device specific or a general call address.

In 10-Bit Addressing mode, the SSPxADD is required to be updated for the second half of the address to match and the UA bit is set (SSPxSTAT<1>). If the general call address is sampled when the GCEN bit is set, while the slave is configured in 10-Bit Addressing mode, then the second half of the address is not necessary, the UA bit will not be set and the slave will begin receiving data after the Acknowledge (Figure 19-17).





19.4.6 MASTER MODE

Master mode is enabled by setting and clearing the appropriate SSPM bits in SSPxCON1 and by setting the SSPEN bit. In Master mode, the SCLx and SDAx lines are manipulated by the MSSP hardware.

Master mode of operation is supported by interrupt generation on the detection of the Start and Stop conditions. The Stop (P) and Start (S) bits are cleared from a Reset or when the MSSP module is disabled. Control of the I^2C bus may be taken when the P bit is set, or the bus is Idle, with both the S and P bits clear.

In Firmware Controlled Master mode, user code conducts all I^2C bus operations based on Start and Stop bit conditions.


Once Master mode is enabled, the user has six options.

- 1. Assert a Start condition on SDAx and SCLx.
- 2. Assert a Repeated Start condition on SDAx and SCLx.
- 3. Write to the SSPxBUF register initiating transmission of data/address.
- 4. Configure the I²C port to receive data.
- 5. Generate an Acknowledge condition at the end of a received byte of data.
- 6. Generate a Stop condition on SDAx and SCLx.

Note: The MSSP module, when configured in I²C Master mode, does not allow queueing of events. For instance, the user is not allowed to initiate a Start condition and immediately write the SSPxBUF register to initiate transmission before the Start condition is complete. In this case, the SSPxBUF will not be written to and the WCOL bit will be set, indicating that a write to the SSPxBUF did not occur.

The following events will cause the MSSP Interrupt Flag bit, SSPxIF, to be set (and MSSP interrupt, if enabled):

- Start Condition
- Stop Condition
- Data Transfer Byte Transmitted/Received
- Acknowledge Transmit
- Repeated Start



19.4.6.1 I²C Master Mode Operation

The master device generates all of the serial clock pulses and the Start and Stop conditions. A transfer is ended with a Stop condition or with a Repeated Start condition. Since the Repeated Start condition is also the beginning of the next serial transfer, the I²C bus will not be released.

In Master Transmitter mode, serial data is output through SDAx, while SCLx outputs the serial clock. The first byte transmitted contains the slave address of the receiving device (7 bits) and the Read/Write (R/W) bit. In this case, the R/W bit will be logic '0'. Serial data is transmitted 8 bits at a time. After each byte is transmitted, an Acknowledge bit is received. Start and Stop conditions are output to indicate the beginning and the end of a serial transfer.

In Master Receive mode, the first byte transmitted contains the slave address of the transmitting device (7 bits) and the R/\overline{W} bit. In this case, the R/\overline{W} bit will be logic '1'. Thus, the first byte transmitted is a 7-bit slave address followed by a '1' to indicate the receive bit. Serial data is received via SDAx, while SCLx outputs the serial clock. Serial data is received, an Acknowledge bit is transmitted. Start and Stop conditions indicate the beginning and end of transmission.

The Baud Rate Generator used for the SPI mode operation is used to set the SCLx clock frequency for either 100 kHz, 400 kHz or 1 MHz I²C operation. See **Section 19.4.7 "Baud Rate"** for more detail.

A typical transmit sequence would go as follows:

- 1. The user generates a Start condition by setting the Start Enable bit, SEN (SSPxCON2<0>).
- SSPxIF is set. The MSSP module will wait the required start time before any other operation takes place.
- 3. The user loads the SSPxBUF with the slave address to transmit.
- 4. Address is shifted out on the SDAx pin until all 8 bits are transmitted.
- The MSSP module shifts in the ACK bit from the slave device and writes its value into the SSPxCON2 register (SSPxCON2<6>).
- The MSSP module generates an interrupt at the end of the ninth clock cycle by setting the SSPxIF bit.
- 7. The user loads the SSPxBUF with eight bits of data.
- 8. Data is shifted out on the SDAx pin until all 8 bits are transmitted.
- The MSSP module shifts in the ACK bit from the slave device and writes its value into the SSPxCON2 register (SSPxCON2<6>).
- 10. The MSSP module generates an interrupt at the end of the ninth clock cycle by setting the SSPxIF bit.
- 11. The user generates a Stop condition by setting the Stop Enable bit, PEN (SSPxCON2<2>).
- 12. Interrupt is generated once the Stop condition is complete.

19.4.7 BAUD RATE

In I²C Master mode, the Baud Rate Generator (BRG) reload value is placed in the lower 7 bits of the SSPxADD register (Figure 19-19). When a write occurs to SSPxBUF, the Baud Rate Generator will automatically begin counting. The BRG counts down to 0 and stops until another reload has taken place. The BRG count is decremented twice per instruction cycle (TcY) on the Q2 and Q4 clocks. In I²C Master mode, the BRG is reloaded automatically.

Once the given operation is complete (i.e., transmission of the last data bit is followed by ACK), the internal clock will automatically stop counting and the SCLx pin will remain in its last state.

Table 19-3 demonstrates clock rates based on instruction cycles and the BRG value loaded into SSPxADD.

19.4.7.1 Baud Rate and Module Interdependence

Because MSSP1 and MSSP2 are independent, they can operate simultaneously in I²C Master mode at different baud rates. This is done by using different BRG reload values for each module.

Because this mode derives its basic clock source from the system clock, any changes to the clock will affect both modules in the same proportion. It may be possible to change one or both baud rates back to a previous value by changing the BRG reload value.

FIGURE 19-19: BAUD RATE GENERATOR BLOCK DIAGRAM




TABLE 19-3: I²C[™] CLOCK RATE w/BRG

Fosc	BRG Value	FscL (2 Rollovers of BRG)
41.667 MHz	19h	400 kHz ⁽¹⁾
41.667 MHz	67h	100 kHz
31.25 MHz	13h	400 kHz ⁽¹⁾
31.25 MHz	4Dh	100 kHz
20.833 MHz	09h	400 kHz ⁽¹⁾
20.833 MHz	33h	100 kHz


Note 1: The I²C[™] interface does not conform to the 400 kHz I²C specification (which applies to rates greater than 100 kHz) in all details, but may be used with care where higher rates are required by the application.

19.4.7.2 Clock Arbitration

Clock arbitration occurs when the master, during any receive, transmit or Repeated Start/Stop condition, deasserts the SCLx pin (SCLx allowed to float high). When the SCLx pin is allowed to float high, the Baud Rate Generator (BRG) is suspended from counting until the SCLx pin is actually sampled high. When the

SCLx pin is sampled high, the Baud Rate Generator is reloaded with the contents of SSPxADD<6:0> and begins counting. This ensures that the SCLx high time will always be at least one BRG rollover count in the event that the clock is held low by an external device (Figure 19-20).





19.4.8 I²C MASTER MODE START CONDITION TIMING

To initiate a Start condition, the user sets the Start Enable bit, SEN (SSPxCON2<0>). If the SDAx and SCLx pins are sampled high, the Baud Rate Generator is reloaded with the contents of SSPxADD<6:0> and starts its count. If SCLx and SDAx are both sampled high when the Baud Rate Generator times out (TBRG), the SDAx pin is driven low. The action of the SDAx being driven low while SCLx is high is the Start condition and causes the S bit (SSPxSTAT<3>) to be set. Following this, the Baud Rate Generator is reloaded with the contents of SSPxADD<6:0> and resumes its count. When the Baud Rate Generator times out (TBRG), the SEN bit (SSPxCON2<0>) will be automatically cleared by hardware. The Baud Rate Generator is suspended, leaving the SDAx line held low and the Start condition is complete.

Note: If, at the beginning of the Start condition, the SDAx and SCLx pins are already sampled low, or if during the Start condition, the SCLx line is sampled low before the SDAx line is driven low, a bus collision occurs. The Bus Collision Interrupt Flag, BCLxIF, is set, the Start condition is aborted and the I²C module is reset into its Idle state.

19.4.8.1 WCOL Status Flag

If the user writes the SSPxBUF when a Start sequence is in progress, the WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

Note: Because queueing of events is not allowed, writing to the lower 5 bits of SSPxCON2 is disabled until the Start condition is complete.




FIGURE 19-21: FIRST START BIT TIMING

19.4.9 I²C MASTER MODE REPEATED START CONDITION TIMING

A Repeated Start condition occurs when the RSEN bit (SSPxCON2<1>) is programmed high and the I²C logic module is in the Idle state. When the RSEN bit is set, the SCLx pin is asserted low. When the SCLx pin is sampled low, the Baud Rate Generator is loaded with the contents of SSPxADD<6:0> and begins counting. The SDAx pin is released (brought high) for one Baud Rate Generator count (TBRG). When the Baud Rate Generator times out, if SDAx is sampled high, the SCLx pin will be deasserted (brought high). When SCLx is sampled high, the Baud Rate Generator is reloaded with the contents of SSPxADD<6:0> and begins counting. SDAx and SCLx must be sampled high for one TBRG. This action is then followed by assertion of the SDAx pin (SDAx = 0) for one TBRG while SCLx is high. Following this, the RSEN bit (SSPxCON2<1>) will be automatically cleared and the Baud Rate Generator will not be reloaded, leaving the SDAx pin held low. As soon as a Start condition is detected on the SDAx and SCLx pins, the S bit (SSPxSTAT<3>) will be set. The SSPxIF bit will not be set until the Baud Rate Generator has timed out.

- Note 1: If RSEN is programmed while any other event is in progress, it will not take effect.
 - **2:** A bus collision during the Repeated Start condition occurs if:
 - SDAx is sampled low when SCLx goes from low-to-high.
 - SCLx goes low before SDAx is asserted low. This may indicate that another master is attempting to transmit a data '1'.


Immediately following the SSPxIF bit getting set, the user may write the SSPxBUF with the 7-bit address in 7-bit mode or the default first address in 10-bit mode. After the first eight bits are transmitted and an ACK is received, the user may then transmit an additional eight bits of address (10-bit mode) or eight bits of data (7-bit mode).

19.4.9.1 WCOL Status Flag

If the user writes the SSPxBUF when a Repeated Start sequence is in progress, the WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

Note: Because queueing of events is not allowed, writing of the lower 5 bits of SSPxCON2 is disabled until the Repeated Start condition is complete.

FIGURE 19-22: REPEATED START CONDITION WAVEFORM



19.4.10 I²C MASTER MODE TRANSMISSION

Transmission of a data byte, a 7-bit address or the other half of a 10-bit address is accomplished by simply writing a value to the SSPxBUF register. This action will set the Buffer Full flag bit, BF, and allow the Baud Rate Generator to begin counting and start the next transmission. Each bit of address/data will be shifted out onto the SDAx pin after the falling edge of SCLx is asserted (see data hold time specification parameter 106). SCLx is held low for one Baud Rate Generator rollover count (TBRG). Data should be valid before SCLx is released high (see data setup time specification parameter 107). When the SCLx pin is released high, it is held that way for TBRG. The data on the SDAx pin must remain stable for that duration and some hold time after the next falling edge of SCLx. After the eighth bit is shifted out (the falling edge of the eighth clock), the BF flag is cleared and the master releases SDAx. This allows the slave device being addressed to respond with an ACK bit during the ninth bit time if an address match occurred, or if data was received properly. The status of ACK is written into the ACKDT bit on the falling edge of the ninth clock. If the master receives an Acknowledge, the Acknowledge Status bit, ACKSTAT, is cleared; if not, the bit is set. After the ninth clock, the SSPxIF bit is set and the master clock (Baud Rate Generator) is suspended until the next data byte is loaded into the SSPxBUF, leaving SCLx low and SDAx unchanged (Figure 19-23).

After the write to the SSPxBUF, each bit of the address will be shifted out on the falling edge of SCLx until all seven address bits and the R/W bit are completed. On the falling edge of the eighth clock, the master will deassert the SDAx pin, allowing the slave to respond with an Acknowledge. On the falling edge of the ninth clock, the master will sample the SDAx pin to see if the address was recognized by a slave. The status of the ACK bit is loaded into the ACKSTAT status bit (SSPxCON2<6>). Following the falling edge of the ninth clock transmission of the address, the SSPxIF is set, the BF flag is cleared and the Baud Rate Generator is turned off until another write to the SSPxBUF takes place, holding SCLx low and allowing SDAx to float.

19.4.10.1 BF Status Flag

In Transmit mode, the BF bit (SSPxSTAT<0>) is set when the CPU writes to SSPxBUF, and is cleared when all 8 bits are shifted out.

19.4.10.2 WCOL Status Flag

If the user writes to the SSPxBUF when a transmit is already in progress (i.e., SSPxSR is still shifting out a data byte), the WCOL is set and the contents of the buffer are unchanged (the write doesn't occur) after 2 TcY after the SSPxBUF write. If SSPxBUF is rewritten within 2 TcY, the WCOL bit is set and SSPxBUF is updated. This may result in a corrupted transfer. The user should verify that the WCOL is clear after each write to SSPxBUF to ensure the transfer is correct. In all cases, WCOL must be cleared in software.

19.4.10.3 ACKSTAT Status Flag

In Transmit mode, the ACKSTAT bit (SSPxCON2<6>) is cleared when the slave has sent an Acknowledge $(\overline{ACK} = 0)$ and is set when the slave does not Acknowledge ($\overline{ACK} = 1$). A slave sends an Acknowledge when it has recognized its address (including a general call), or when the slave has properly received its data.

19.4.11 I²C MASTER MODE RECEPTION

Master mode reception is enabled by programming the Receive Enable bit, RCEN (SSPxCON2<3>).

Note:	The MSSP module must be in an Idle state
	before the RCEN bit is set or the RCEN bit
	will be disregarded.

The Baud Rate Generator begins counting and on each rollover. The state of the SCLx pin changes (high-to-low/low-to-high) and data is shifted into the SSPxSR. After the falling edge of the eighth clock, the receive enable flag is automatically cleared, the contents of the SSPxSR are loaded into the SSPxBUF, the BF flag bit is set, the SSPxIF flag bit is set and the Baud Rate Generator is suspended from counting, holding SCLx low. The MSSP is now in Idle state awaiting the next command. When the buffer is read by the CPU, the BF flag bit is automatically cleared. The user can then send an Acknowledge bit at the end of reception by setting the Acknowledge Sequence Enable bit, ACKEN (SSPxCON2<4>).

19.4.11.1 BF Status Flag


In receive operation, the BF bit is set when an address or data byte is loaded into SSPxBUF from SSPxSR. It is cleared when the SSPxBUF register is read.


19.4.11.2 SSPOV Status Flag

In receive operation, the SSPOV bit is set when 8 bits are received into the SSPxSR and the BF flag bit is already set from a previous reception.

19.4.11.3 WCOL Status Flag

If the user writes the SSPxBUF when a receive is already in progress (i.e., SSPxSR is still shifting in a data byte), the WCOL bit is set and the contents of the buffer are unchanged (the write doesn't occur).





19.4.12 ACKNOWLEDGE SEQUENCE TIMING

An Acknowledge sequence is enabled by setting the Acknowledge Sequence Enable bit. ACKEN (SSPxCON2<4>). When this bit is set, the SCLx pin is pulled low and the contents of the Acknowledge data bit are presented on the SDAx pin. If the user wishes to generate an Acknowledge, then the ACKDT bit should be cleared. If not, the user should set the ACKDT bit before starting an Acknowledge sequence. The Baud Rate Generator then counts for one rollover period (TBRG) and the SCLx pin is deasserted (pulled high). When the SCLx pin is sampled high (clock arbitration), the Baud Rate Generator counts for TBRG. The SCLx pin is then pulled low. Following this, the ACKEN bit is automatically cleared, the Baud Rate Generator is turned off and the MSSP module then goes into Idle mode (Figure 19-25).

19.4.12.1 WCOL Status Flag

If the user writes the SSPxBUF when an Acknowledge sequence is in progress, then WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

19.4.13 STOP CONDITION TIMING

A Stop bit is asserted on the SDAx pin at the end of a receive/transmit by setting the Stop Sequence Enable bit, PEN (SSPxCON2<2>). At the end of a receive/transmit, the SCLx line is held low after the falling edge of the ninth clock. When the PEN bit is set, the master will assert the SDAx line low. When the SDAx line is sampled low, the Baud Rate Generator is reloaded and counts down to '0'. When the Baud Rate Generator times out, the SCLx pin will be brought high and one TBRG (Baud Rate Generator rollover count) later, the SDAx pin will be deasserted. When the SDAx pin is sampled high while SCLx is high, the P bit (SSPxSTAT<4>) is set. A TBRG later, the PEN bit is cleared and the SSPxIF bit is set (Figure 19-26).

19.4.13.1 WCOL Status Flag

If the user writes the SSPxBUF when a Stop sequence is in progress, then the WCOL bit is set and the contents of the buffer are unchanged (the write doesn't occur).

FIGURE 19-25: ACKNOWLEDGE SEQUENCE WAVEFORM





FIGURE 19-26: STOP CONDITION RECEIVE OR TRANSMIT MODE



19.4.14 SLEEP OPERATION

While in Sleep mode, the I²C module can receive addresses or data and when an address match or complete byte transfer occurs, wake the processor from Sleep (if the MSSP interrupt is enabled).

19.4.15 EFFECTS OF A RESET

A Reset disables the MSSP module and terminates the current transfer.

19.4.16 MULTI-MASTER MODE

In Multi-Master mode, the interrupt generation on the detection of the Start and Stop conditions allows the determination of when the bus is free. The Stop (P) and Start (S) bits are cleared from a Reset or when the MSSP module is disabled. Control of the I^2C bus may be taken when the P bit (SSPxSTAT<4>) is set, or the bus is Idle, with both the S and P bits clear. When the bus is busy, enabling the MSSP interrupt will generate the interrupt when the Stop condition occurs.

In multi-master operation, the SDAx line must be monitored for arbitration to see if the signal level is the expected output level. This check is performed in hardware with the result placed in the BCLxIF bit.

The states where arbitration can be lost are:

- · Address Transfer
- Data Transfer
- · A Start Condition
- · A Repeated Start Condition
- An Acknowledge Condition

19.4.17 MULTI -MASTER COMMUNICATION, BUS COLLISION AND BUS ARBITRATION

Multi-Master mode support is achieved by bus arbitration. When the master outputs address/data bits onto the SDAx pin, arbitration takes place when the master outputs a '1' on SDAx, by letting SDAx float high and another master asserts a '0'. When the SCLx pin floats high, data should be stable. If the expected data on SDAx is a '1' and the data sampled on the SDAx pin = 0, then a bus collision has taken place. The master will set the Bus Collision Interrupt Flag, BCLxIF and reset the I^2C port to its Idle state (Figure 19-27).

If a transmit was in progress when the bus collision occurred, the transmission is halted, the BF flag is cleared, the SDAx and SCLx lines are deasserted and the SSPxBUF can be written to. When the user services the bus collision Interrupt Service Routine and if the I²C bus is free, the user can resume communication by asserting a Start condition.


If a Start, Repeated Start, Stop or Acknowledge condition was in progress when the bus collision occurred, the condition is aborted, the SDAx and SCLx lines are deasserted and the respective control bits in the SSPxCON2 register are cleared. When the user services the bus collision Interrupt Service Routine and if the I²C bus is free, the user can resume communication by asserting a Start condition.

The master will continue to monitor the SDAx and SCLx pins. If a Stop condition occurs, the SSPxIF bit will be set.

A write to the SSPxBUF will start the transmission of data at the first data bit regardless of where the transmitter left off when the bus collision occurred.

In Multi-Master mode, the interrupt generation on the detection of Start and Stop conditions allows the determination of when the bus is free. Control of the I^2C bus can be taken when the P bit is set in the SSPxSTAT register, or the bus is Idle and the S and P bits are cleared.

FIGURE 19-27: BUS COLLISION TIMING FOR TRANSMIT AND ACKNOWLEDGE



19.4.17.1 Bus Collision During a Start Condition

During a Start condition, a bus collision occurs if:

- a) SDAx or SCLx are sampled low at the beginning of the Start condition (Figure 19-28).
- b) SCLx is sampled low before SDAx is asserted low (Figure 19-29).

During a Start condition, both the SDAx and the SCLx pins are monitored.

If the SDAx pin is already low, or the SCLx pin is already low, then all of the following occur:


- · the Start condition is aborted;
- · the BCLxIF flag is set; and
- the MSSP module is reset to its Idle state (Figure 19-28).

The Start condition begins with the SDAx and SCLx pins deasserted. When the SDAx pin is sampled high, the Baud Rate Generator is loaded from SSPxADD<6:0> and counts down to 0. If the SCLx pin is sampled low while SDAx is high, a bus collision occurs, because it is assumed that another master is attempting to drive a data '1' during the Start condition.


If the SDAx pin is sampled low during this count, the BRG is reset and the SDAx line is asserted early (Figure 19-30). If, however, a '1' is sampled on the SDAx pin, the SDAx pin is asserted low at the end of the BRG count. The Baud Rate Generator is then reloaded and counts down to 0. If the SCLx pin is sampled as '0' during this time, a bus collision does not occur. At the end of the BRG count, the SCLx pin is asserted low.


Note: The reason that bus collision is not a factor during a Start condition is that no two bus masters can assert a Start condition at the exact same time. Therefore, one master will always assert SDAx before the other. This condition does not cause a bus collision because the two masters must be allowed to arbitrate the first address following the Start condition. If the address is the same, arbitration must be allowed to continue into the data portion, Repeated Start or Stop conditions.














19.4.17.2 Bus Collision During a Repeated Start Condition

During a Repeated Start condition, a bus collision occurs if:

- a) A low level is sampled on SDAx when SCLx goes from low level to high level.
- SCLx goes low before SDAx is asserted low, indicating that another master is attempting to transmit a data '1'.

When the user deasserts SDAx and the pin is allowed to float high, the BRG is loaded with SSPxADD<6:0> and counts down to 0. The SCLx pin is then deasserted and when sampled high, the SDAx pin is sampled.


If SDAx is low, a bus collision has occurred (i.e., another master is attempting to transmit a data '0', see Figure 19-31). If SDAx is sampled high, the BRG is

reloaded and begins counting. If SDAx goes from high-to-low before the BRG times out, no bus collision occurs because no two masters can assert SDAx at exactly the same time.


If SCLx goes from high-to-low before the BRG times out and SDAx has not already been asserted, a bus collision occurs. In this case, another master is attempting to transmit a data '1' during the Repeated Start condition (see Figure 19-32).

If, at the end of the BRG time-out, both SCLx and SDAx are still high, the SDAx pin is driven low and the BRG is reloaded and begins counting. At the end of the count, regardless of the status of the SCLx pin, the SCLx pin is driven low and the Repeated Start condition is complete.









19.4.17.3 Bus Collision During a Stop Condition

Bus collision occurs during a Stop condition if:

- a) After the SDAx pin has been deasserted and allowed to float high, SDAx is sampled low after the BRG has timed out.
- b) After the SCLx pin is deasserted, SCLx is sampled low before SDAx goes high.

The Stop condition begins with SDAx asserted low. When SDAx is sampled low, the SCLx pin is allowed to float. When the pin is sampled high (clock arbitration), the Baud Rate Generator is loaded with SSPxADD<6:0> and counts down to 0. After the BRG times out, SDAx is sampled. If SDAx is sampled low, a bus collision has occurred. This is due to another master attempting to drive a data '0' (Figure 19-33). If the SCLx pin is sampled low before SDAx is allowed to float high, a bus collision occurs. This is another case of another master attempting to drive a data '0' (Figure 19-34).

FIGURE 19-33: BUS COLLISION DURING A STOP CONDITION (CASE 1)





FIGURE 19-34: BUS COLLISION DURING A STOP CONDITION (CASE 2)



Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page:
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	63
PIR1	PSPIF	ADIF	RC1IF	TX1IF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	65
PIE1	PSPIE	ADIE	RC1IE	TX1IE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	65
IPR1	PSPIP	ADIP	RC1IP	TX1IP	SSP1IP	CCP1IP	TMR2IP	TMR1IP	65
PIR2	OSCFIF	CMIF	ETHIF	r	BCL1IF	—	TMR3IF	CCP2IF	65
PIE2	OSCFIE	CMIE	ETHIE	r	BCL1IE	_	TMR3IE	CCP2IE	65
IPR2	OSCFIP	CMIP	ETHIP	r	BCL1IP	—	TMR3IP	CCP2IP	65
PIR3	SSP2IF ⁽¹⁾	BCL2IF ⁽¹⁾	RC2IF	TX2IF	TMR4IF	CCP5IF	CCP4IF	CCP3IF	65
PIE3	SSP2IE ⁽¹⁾	BCL2IE ⁽¹⁾	RC2IE	TX2IE	TMR4IE	CCP5IE	CCP4IE	CCP3IE	65
IPR3	SSP2IP ⁽¹⁾	BCL2IP ⁽¹⁾	RC2IP	TX2IP	TMR4IP	CCP5IP	CCP4IP	CCP3IP	65
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	65
TRISD	TRISD7	TRISD6 ⁽¹⁾	TRISD5 ⁽¹⁾	TRISD4	TRISD3	TRISD2	TRISD1	TRISD0	65
SSP1BUF	MSSP1 Red	ceive Buffer/1	ransmit Reg	ister					64
SSP1ADD	MSSP1 Add	ress Register	. (I ² C™ Slave	e mode), MSS	P1 Baud Rat	e Reload Reg	gister (I ² C Ma	ster mode)	67
SSP1CON1	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	64
SSP1CON2	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	64
	GCEN	ACKSTAT	ADMSK5(2)	ADMSK4 ⁽²⁾	ADMSK3(2)	ADMSK2(2)	ADMSK1(2)	SEN	
SSP1STAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	64
SSP2BUF	MSSP2 Red	ceive Buffer/1	ransmit Reg	ister		•		•	64
SSP2ADD	MSSP2 Add	ress Register	· (I ² C Slave m	node), MSSP2	2 Baud Rate I	Reload Regis	ter (I ² C Maste	er mode)	67
SSP2CON1	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	67
SSP2CON2	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	67
	GCEN	ACKSTAT	ADMSK5 ⁽²⁾	ADMSK4 ⁽²⁾	ADMSK3(2)	ADMSK2(2)	ADMSK1 ⁽²⁾	SEN	
SSP2STAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	67

Legend: — = unimplemented, read as '0', r = reserved. Shaded cells are not used by the MSSP module in I^2C^{TM} mode.

Note 1: These bits are only available in 100-pin devices; otherwise, they are unimplemented and read as '0'.

2: Alternate bit definitions in I^2C^{TM} Slave mode.

NOTES:

20.0 ENHANCED UNIVERSAL SYNCHRONOUS ASYNCHRONOUS RECEIVER TRANSMITTER (EUSART)

The Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART) module is one of two serial I/O modules. (Generically, the EUSART is also known as a Serial Communications Interface or SCI.) The EUSART can be configured as a full-duplex asynchronous system that can communicate with peripheral devices, such as CRT terminals and personal computers. It can also be configured as a half-duplex synchronous system that can communicate with peripheral devices, such as A/D or D/A integrated circuits, serial EEPROMs, etc.

The Enhanced USART module implements additional features, including automatic baud rate detection and calibration, automatic wake-up on Sync Break reception and 12-bit Break character transmit. These features make it ideally suited for use in Local Interconnect Network bus (LIN bus) systems.

The 64-pin devices of the PIC18F97J60 family are equipped with one EUSART module, referred to as EUSART1. The 80-pin and 100-pin devices each have two independent EUSART modules, referred to as EUSART1 and EUSART2. They can be configured in the following modes:

- Asynchronous (full-duplex) with:
 - Auto-Wake-up on Character Reception
 - Auto-Baud Calibration
- 12-Bit Break Character Transmission
- Synchronous Master (half-duplex) with Selectable Clock Polarity
- Synchronous Slave (half-duplex) with Selectable Clock Polarity

The pins of EUSART1 and EUSART2 are multiplexed with the functions of PORTC (RC6/TX1/CK1 and RC7/RX1/DT1) and PORTG (RG1/TX2/CK2 and RG2/RX2/DT2), respectively. In order to configure these pins as an EUSART:

- For EUSART1:
 - bit SPEN (RCSTA1<7>) must be set (= 1)
 - bit TRISC<7> must be set (= 1)
 - bit TRISC<6> must be cleared (= 0) for Asynchronous and Synchronous Master modes
 - bit TRISC<6> must be set (= 1) for Synchronous Slave mode
- For EUSART2:
 - bit SPEN (RCSTA2<7>) must be set (= 1)
 - bit TRISG<2> must be set (= 1)
 - bit TRISG<1> must be cleared (= 0) for Asynchronous and Synchronous Master modes
 - bit TRISG<1> must be set (= 1) for Synchronous Slave mode

Note: The EUSARTx control will automatically reconfigure the pin from input to output as needed.

The operation of each Enhanced USART module is controlled through three registers:

- Transmit Status and Control (TXSTAx)
- Receive Status and Control (RCSTAx)
- Baud Rate Control (BAUDCONx)

These are detailed on the following pages in Register 20-1, Register 20-2 and Register 20-3, respectively.

Note:	Throughout this section, references to									
	register and bit names that may be associ-									
	ated with a specific EUSART module are									
	referred to generically by the use of 'x' in									
	place of the specific module number.									
	Thus, "RCSTAx" might refer to the									
	Receive Status register for either									
	EUSART1 or EUSART2.									

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-1	R/W-0				
CSRC	TX9	TXEN ⁽¹⁾	SYNC	SENDB	BRGH	TRMT	TX9D				
pit 7						·	bi				
L egend: R = Readabl	o hit	W = Writable	hit	II – Unimplon	nonted hit rea	ud oo 'O'					
-n = Value at		'1' = Bit is set		0 – Onimpien 0' = Bit is cle	nented bit, rea ared	x = Bit is unki					
					aicu						
bit 7	CSRC: Clock	k Source Select	bit								
	<u>Asynchronou</u>	us mode:									
	Don't care.										
	Synchronous										
		node (clock gen ode (clock from									
bit 6		ransmit Enable									
		9-bit transmissio									
		B-bit transmissic									
oit 5	TXEN: Transmit Enable bit ⁽¹⁾										
	1 = Transmit enabled										
	0 = Transmit disabled										
bit 4	SYNC: EUSARTx Mode Select bit										
	1 = Synchroi										
L:1 0	0 = Asynchro		-4 h '4								
bit 3		nd Break Chara	cter dit								
	Asynchronou 1 = Send Sv	nc Break on nex	xt transmissio	n (cleared by h	ardware upon	completion)					
		eak transmission				completion)					
	Synchronous		·								
	Don't care.										
bit 2	BRGH: High	Baud Rate Sel	ect bit								
	Asynchronou										
	1 = High spe 0 = Low spe										
	<u>Synchronous</u>										
	Unused in th										
bit 1	TRMT: Trans	smit Shift Regist	er Status bit								
	1 = TSR em	pty									
	0 = TSR full										
bit 0		t of Transmit Da									
	Can be addr	ess/data bit or a	a parity bit.								
Note 1. S	REN/CREN ove	rrides TXFN in	Sync mode								

REGISTER 20-1: TXSTAX: TRANSMIT STATUS AND CONTROL REGISTER x

Note 1: SREN/CREN overrides TXEN in Sync mode.

REGISTER 20-2: RCSTAX: RECEIVE STATUS AND CONTROL REGISTER x

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0	R-0	R-x					
SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D					
bit 7							bit					
Legend:												
R = Readabl		W = Writable		U = Unimplemented bit, read as '0' '0' = Bit is cleared x = Bit is unknown								
-n = Value at	POR	'1' = Bit is set	[0° = Bit is cle	ared	x = Bit is unki	nown					
bit 7	SPEN: Serial Port Enable bit											
		ort enabled (con ort disabled (hel		Tx and TXx/Cl	Kx pins as seri	al port pins)						
bit 6	RX9: 9-Bit F	eceive Enable	bit									
		9-bit reception 8-bit reception										
bit 5	SREN: Sing	le Receive Enal	ole bit									
	<u>Asynchrono</u> Don't care.	<u>us mode:</u>										
		<u>s mode – Maste</u>	er:									
		s single receive										
	 Disables single receive This bit is cleared after reception is complete. 											
	<u>Synchronou</u> Don't care.	s mode – Slave	• •									
bit 4	CREN: Cont	inuous Receive	Enable bit									
	Asynchrono											
	1 = Enables 0 = Disables											
	<u>Synchronou</u>											
	1 = Enables			ole bit, CREN, i	s cleared (CRI	EN overrides SF	REN)					
bit 3	ADDEN: Ad	dress Detect Er	able bit									
	1 = Enables		tion, enables i	•		e buffer when R n be used as pa						
		ironous mode (I	-			·	5					
bit 2	FERR: Fram	ning Error bit										
	1 = Framing 0 = No frami		pdated by rea	ding RCREGx	register and re	eceiving next val	id byte)					
bit 1	OERR: Ove	rrun Error bit										
	1 = Overrun 0 = No over	error (can be cl run error	eared by clea	ring bit, CREN)							
bit 0	RX9D: 9th b	it of Received D	Data									

R/W-0	R-1	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0					
ABDOVF	RCIDL	RXDTP	TXCKP	BRG16		WUE	ABDEN					
bit 7							bit					
Legend:												
R = Readable		W = Writable		-	nented bit, rea							
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unk	nown					
bit 7	ABDOVF: A	uto-Baud Acqui	sition Rollove	Status bit								
		rollover has occ G rollover has oc	•	Auto-Baud Rate	e Detect mode	(must be cleare	ed in software					
bit 6	RCIDL: Rec	eive Operation I	dle Status bit									
		operation is Idle operation is act										
bit 5		ceived Data Pola										
	Asynchrono											
	1 = Receive	data (RXx) is in sion of receive of										
	Synchronou:	<u>s modes:</u>		-								
		Tx) is inverted. In sion of data (DT										
bit 4	TXCKP: Clock and Data Polarity Select bit											
	Asynchronous mode:											
	 1 = Transmit data (TXx) is inverted. Idle state is a low level. 0 = No inversion of transmit data (TXx). Idle state is a high level. 											
	Synchronou:											
		e for clock (CKx e for clock (CKx										
bit 3		Bit Baud Rate R										
	1 = 16-bit Ba	aud Rate Genera ud Rate Genera	ator – SPBRG	Hx and SPBR		ed (Compatible	mode)					
bit 2		nted: Read as '		3 7	0	X I	,					
bit 1	-	-up Enable bit										
	<u>Asynchrono</u>											
		Tx will continue		RXx pin – inte	rrupt generate	d on falling edge	; bit cleared					
		re on following r not monitored o		detected								
	<u>Synchronou</u>		of fishing edge	uelecleu								
	Unused in th											
bit 0	ABDEN: Aut	to-Baud Detect	Enable bit									
	Asynchrono											
		baud rate meas			ter. Requires r	eception of a Sy	nc field (55h/					
		in hardware upo te measuremen										
	Synchronou											

REGISTER 20-3: BAUDCONX: BAUD RATE CONTROL REGISTER x

20.1 Baud Rate Generator (BRG)

The BRG is a dedicated 8-bit or 16-bit generator that supports both the Asynchronous and Synchronous modes of the EUSARTx. By default, the BRG operates in 8-bit mode; setting the BRG16 bit (BAUDCONx<3>) selects 16-bit mode.

The SPBRGHx:SPBRGx register pair controls the period of a free-running timer. In Asynchronous mode, bits BRGH (TXSTAx<2>) and BRG16 (BAUDCONx<3>) also control the baud rate. In Synchronous mode, BRGH is ignored. Table 20-1 shows the formula for computation of the baud rate for different EUSARTx modes which only apply in Master mode (internally generated clock).

Given the desired baud rate and FOSC, the nearest integer value for the SPBRGHx:SPBRGx registers can be calculated using the formulas in Table 20-1. From this, the error in baud rate can be determined. An example calculation is shown in Example 20-1. Typical baud rates and error values for the various Asynchronous modes are shown in Table 20-2. It may be advantageous to use the high baud rate (BRGH = 1), or the 16-bit BRG to reduce the baud rate error, or achieve a slow baud rate for a fast oscillator frequency.

Writing a new value to the SPBRGHx:SPBRGx registers causes the BRG timer to be reset (or cleared). This ensures that the BRG does not wait for a timer overflow before outputting the new baud rate.

20.1.1 OPERATION IN POWER-MANAGED MODES

The device clock is used to generate the desired baud rate. When one of the power-managed modes is entered, the new clock source may be operating at a different frequency. This may require an adjustment to the value in the SPBRGx register pair.

20.1.2 SAMPLING

The data on the RXx pin (either RC7/RX1/DT1 or RG2/RX2/DT2) is sampled three times by a majority detect circuit to determine if a high or a low level is present at the RXx pin.

Configuration Bits		its	DDC/EUCADT: Made	David Data Farmula		
SYNC	BRG16	BRGH	BRG/EUSARTx Mode	Baud Rate Formula		
0	0	0	8-bit/Asynchronous	Fosc/[64 (n + 1)]		
0	0	1	8-bit/Asynchronous			
0	1	0	16-bit/Asynchronous	Fosc/[16 (n + 1)]		
0	1	1	16-bit/Asynchronous			
1	0	х	8-bit/Synchronous	Fosc/[4 (n + 1)]		
1	1 1 x	х	16-bit/Synchronous			

TABLE 20-1: BAUD RATE FORMULAS

Legend: x = Don't care, n = value of SPBRGHx:SPBRGx register pair

EXAMPLE 20-1: CALCULATING BAUD RATE ERROR

For a device with Fosc	16 MHz, desired baud rate of 9600, Asynchronous mode, 8-bit BRG:
Desired Baud Rate	Fosc/(64 ([SPBRGHx:SPBRGx] + 1))
Solving for SPBRGHx	BRGx:
Х	((FOSC/Desired Baud Rate)/64) – 1
	((16000000/9600)/64) - 1
	[25.042] = 25
Calculated Baud Rate	16000000/(64 (25 + 1))
	9615
Error	(Calculated Baud Rate - Desired Baud Rate)/Desired Baud Rate
	(9615 - 9600)/9600 = 0.16%

TABLE 20-2: REGISTERS ASSOCIATED WITH BAUD RATE GENERATOR

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page:
TXSTAx	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	65
RCSTAx	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	65
BAUDCONx	ABDOVF	RCIDL	RXDTP	TXCKP BRG16 —		WUE	ABDEN	66	
SPBRGHx	EUSARTx	Baud Rate	Generator I	Register Hig	gh Byte				66
SPBRGx	EUSARTx	Baud Rate	Generator I	Register Lov	w Byte				66
	EUSARTx	Baud Rate	Generator I	Register Lo	, ,				

Legend: — = unimplemented, read as '0'. Shaded cells are not used by the BRG.

		SYNC = 0, BRG16 = 0, BRGH = 0												
BAUD	Fosc	Fosc = 41.667 MHz			Fosc = 31.25 MHz			Fosc = 25.000 MHz			= 20.83	3 MHz		
RATE (K)	Actual Rate (K)	% Error	SPBRG Value (decimal)	Actual Rate (K)	% Error	SPBRG Value (decimal)	Actual Rate (K)	% Error	SPBRG Value (decimal)	Actual Rate (K)	% Error	SPBRG Value (decimal)		
0.3	—		_	—	_		—	_	—	_		_		
1.2		_	_	_	_	_	_	_	_	1.271	5.96	255		
2.4	2.543	5.96	255	2.405	0.22	202	2.396	-0.15	162	2.393	-0.27	135		
9.6	9.574	-0.27	67	9.574	-0.27	50	9.527	-0.76	40	9.574	-0.27	33		
19.2	19.148	-0.27	33	19.531	1.73	24	19.531	1.73	19	19.147	-0.27	16		
57.6	59.186	2.75	10	61.035	5.96	7	55.804	-3.12	6	54.253	-5.81	5		
115.2	108.508	-5.81	5	122.070	5.96	3	130.208	13.03	2	108.505	-5.81	2		

			S	(NC = 0, BRG16 = 0, BRGH = 0							
BAUD	Fosc	= 13.88	9 MHz	Fos	c = 6.250	MHz	Fos	c = 4.167	' MHz		
RATE (K)	Actual Rate (K)	% Error	SPBRG Value (decimal)	Actual Rate (K)	% Error	SPBRG Value (decimal)	Actual Rate (K)	% Error	SPBRG Value (decimal)		
0.3				_		_	0.300	0.01	216		
1.2	1.198	-0.08	180	1.206	0.47	80	1.206	0.48	53		
2.4	2.411	0.47	89	2.382	-0.76	40	2.411	0.48	26		
9.6	9.435	-1.71	22	9.766	1.73	9	9.301	-3.11	6		
19.2	19.279	2.75	10	19.531	1.73	4	21.703	13.04	2		
57.6	54.254	-5.81	3	48.828	-15.23	1	65.109	13.04	0		
115.2	108.508	-5.81	1	97.656	-15.23	0	65.109	-43.48	0		

					SYNC	= 0, BRG1	6 = 0, BRG	H = 1				
BAUD	Fosc = 41.667 MHz			Fosc = 31.25 MHz			Fosc = 25.000 MHz			Fosc = 20.833 MHz		
RATE (K)	Actual Rate (K)	% Error	SPBRG Value (decimal)	Actual Rate (K)	% Error	SPBRG Value (decimal)	Actual Rate (K)	% Error	SPBRG Value (decimal)	Actual Rate (K)	% Error	SPBRG Value (decimal)
0.3				_		_	_			_	_	_
1.2	—	—	—	—		—	—	—	—	—	_	—
2.4	_	_	_	_	_	_	—	_	_	—	_	_
9.6	10.172	5.96	255	9.621	0.22	202	9.586	-0.15	162	9.573	-0.27	135
19.2	19.148	-0.27	135	19.148	-0.27	101	19.290	0.47	80	19.147	-0.27	67
57.6	57.871	0.47	44	57.445	-0.27	33	57.870	0.47	26	56.611	-1.72	22
115.2	113.226	-1.71	22	114.890	-0.27	16	111.607	-3.12	13	118.369	2.75	10

			S	YNC = 0, B	RG16 =	0, BRGH =	1	1			
BAUD	Fosc	= 13.88	9 MHz	Fos	c = 6.250	MHz	Foso	: = 4.167	' MHz		
RATE (K)	Actual Rate (K)	% Error	SPBRG Value (decimal)	Actual Rate (K)	% Error	SPBRG Value (decimal)	Actual Rate (K)	% Error	SPBRG Value (decimal)		
0.3		_	_		_	_		_	_		
1.2	—	—	—	—	—	—	1.200	0.01	216		
2.4	—	—	—	2.396	-0.15	162	2.389	-0.44	108		
9.6	9.645	0.47	89	9.527	-0.76	40	9.645	0.48	26		
19.2	19.290	0.47	44	19.531	1.73	19	18.603	-3.11	13		
57.6	57.871	0.47	14	55.804	-3.12	6	52.088	-9.57	4		
115.2	108.508	-5.81	7	130.208.	13.03	2	130.219	13.04	1		

© 2009 Microchip Technology Inc.

					SYNC	= 0, BRG1	6 = 1, BRG	i H = 0				
BAUD	Fosc = 41.667 MHz			Fosc = 31.25 MHz			Fosc = 25.000 MHz			Fosc = 20.833 MHz		
RATE (K)	Actual Rate (K)	% Error	SPBRG Value (decimal)	Actual Rate (K)	% Error	SPBRG Value (decimal)	Actual Rate (K)	% Error	SPBRG Value (decimal)	Actual Rate (K)	% Error	SPBRG Value (decimal)
0.3	0.300	0.00	8680	0.300	0.00	6509	0.300	0.01	5207	0.300	0.00	4339
1.2	1.200	0.01	2169	1.200	-0.02	1627	1.200	0.01	1301	1.200	0.00	1084
2.4	2.400	0.01	1084	2.399	-0.02	813	2.400	0.01	650	2.398	-0.09	542
9.6	9.609	0.10	270	9.621	0.22	202	9.586	-0.15	162	9.574	-0.27	135
19.2	19.148	-0.27	135	19.148	-0.27	101	19.290	0.47	80	19.148	-0.27	67
57.6	57.871	0.47	44	57.444	-0.27	33	57.870	0.47	26	56.611	-1.72	22
115.2	113.226	-1.71	22	114.890	-0.27	16	111.607	-3.12	13	118.369	2.75	10

TABLE 20-3: BAUD RATES FOR ASYNCHRONOUS MODES (CONTINUED)

			S	YNC = 0, E	RG16 =	1, BRGH =	0			
BAUD	Fosc	: = 13.88	9 MHz	Fos	c = 6.250) MHz	Fosc = 4.167 MHz			
RATE (K)	Actual Rate (K)	% Error	SPBRG Value (decimal)	Actual Rate (K)	% Error	SPBRG Value (decimal)	Actual Rate (K)	% Error	SPBRG Value (decimal)	
0.3	0.300	-0.02	2893	0.300	0.01	1301	0.300	0.01	867	
1.2	1.201	0.05	722	1.198	-0.15	325	1.200	0.01	216	
2.4	2.398	-0.08	361	2.396	-0.15	162	2.389	-0.44	108	
9.6	9.645	0.47	89	9.527	-0.76	40	9.646	0.48	26	
19.2	19.290	0.47	44	19.531	1.73	19	18.603	-3.11	13	
57.6	57.871	0.47	14	55.804	-3.12	6	52.088	-9.57	4	
115.2	108.508	-5.81	7	130.208	13.03	2	130.218	13.04	1	

				SYNC = 0,	BRG16	= 1, BRGH	= 1 or SYN	NC = 1, E	3RG16 = 1			
BAUD	Fosc = 41.667 MHz			Fosc = 31.25 MHz			Fosc = 25.000 MHz			Fosc = 20.833 MHz		
RATE (K)	Actual Rate (K)	% Error	SPBRG Value (decimal)									
0.3	0.300	0.00	34722	0.300	0.00	26041	0.300	0.00	20832	0.300	0.00	17360
1.2	1.200	0.00	8680	1.200	0.01	6509	1.200	0.01	5207	1.200	0.00	4339
2.4	2.400	0.01	4339	2.400	0.01	3254	2.400	0.01	2603	2.400	0.00	2169
9.6	9.601	0.01	1084	9.598	-0.02	813	9.601	0.01	650	9.592	-0.09	542
19.2	19.184	-0.08	542	19.195	-0.02	406	19.172	-0.15	325	19.219	0.10	270
57.6	57.551	-0.08	180	57.445	-0.27	135	57.339	-0.45	108	57.869	0.47	89
115.2	115.742	0.47	89	114.890	-0.27	67	115.741	0.47	53	115.739	0.47	44

		SY	NC = 0, BR	G16 = 1, B	16 = 1, BRGH = 1 or SYNC = 1, BRG16 = 1							
BAUD	Fosc	= 13.88	9 MHz	Fos	c = 6.250) MHz	Fosc = 4.167 MHz					
RATE (K)	Actual Rate (K)	% Error	SPBRG Value (decimal)	Actual Rate (K)	% Error	SPBRG Value (decimal)	Actual Rate (K)	% Error	SPBRG Value (decimal)			
0.3	0.300	0.00	11573	0.300	0.01	5207	0.300	-0.01	3472			
1.2	1.200	-0.02	2893	1.200	0.01	1301	1.200	0.01	867			
2.4	2.400	-0.02	1446	2.400	0.01	650	2.400	0.01	433			
9.6	9.592	-0.08	361	9.586	-0.15	162	9.557	-0.44	108			
19.2	19.184	-0.08	180	19.290	0.47	80	19.292	0.48	53			
57.6	57.870	0.47	59	57.870	0.47	26	57.875	0.48	17			
115.2	115.742	0.47	29	111.607	-3.12	13	115.750	0.48	8			

20.1.3 AUTO-BAUD RATE DETECT

The Enhanced USARTx module supports the automatic detection and calibration of baud rate. This feature is active only in Asynchronous mode and while the WUE bit is clear.

The automatic baud rate measurement sequence (Figure 20-1) begins whenever a Start bit is received and the ABDEN bit is set. The calculation is self-averaging.

In the Auto-Baud Rate Detect (ABD) mode, the clock to the BRG is reversed. Rather than the BRG clocking the incoming RXx signal, the RXx signal is timing the BRG. In ABD mode, the internal Baud Rate Generator is used as a counter to time the bit period of the incoming serial byte stream.

Once the ABDEN bit is set, the state machine will clear the BRG and look for a Start bit. The Auto-Baud Rate Detect must receive a byte with the value 55h (ASCII "U", which is also the LIN bus Sync character) in order to calculate the proper bit rate. The measurement is taken over both a low and high bit time in order to minimize any effects caused by asymmetry of the incoming signal. After a Start bit, the SPBRGx begins counting up, using the preselected clock source on the first rising edge of RXx. After eight bits on the RXx pin or the fifth rising edge, an accumulated value totalling the proper BRG period is left in the SPBRGHx:SPBRGx register pair. Once the 5th edge is seen (this should correspond to the Stop bit), the ABDEN bit is automatically cleared.

If a rollover of the BRG occurs (an overflow from FFFFh to 0000h), the event is trapped by the ABDOVF status bit (BAUDCONx<7>). It is set in hardware by BRG rollovers and can be set or cleared by the user in software. ABD mode remains active after rollover events and the ABDEN bit remains set (Figure 20-2).

While calibrating the baud rate period, the BRG registers are clocked at 1/8th the preconfigured clock rate. Note that the BRG clock will be configured by the BRG16 and BRGH bits. Independent of the BRG16 bit setting, both the SPBRGx and SPBRGHx will be used as a 16-bit counter. This allows the user to verify that no carry occurred for 8-bit modes by checking for 00h in the SPBRGHx register. Refer to Table 20-4 for counter clock rates to the BRG. While the ABD sequence takes place, the EUSARTx state machine is held in Idle. The RCxIF interrupt is set once the fifth rising edge on RXx is detected. The value in the RCREGx needs to be read to clear the RCxIF interrupt. The contents of RCREGx should be discarded.

Note 1:	If the WUE bit is set with the ABDEN bit,
	Auto-Baud Rate Detection will occur on
	the byte following the Break character.

2: It is up to the user to determine that the incoming character baud rate is within the range of the selected BRG clock source. Some combinations of oscillator frequency and EUSARTx baud rates are not possible due to bit error rates. Overall system timing and communication baud rates must be taken into consideration when using the Auto-Baud Rate Detection feature.

TABLE 20-4: BRG COUNTER CLOCK RATES

BRG16	BRGH	BRG Counter Clock
0	0	Fosc/512
0	1	Fosc/128
1	0	Fosc/128
1	1	Fosc/32

Note: During the ABD sequence, SPBRGx and SPBRGHx are both used as a 16-bit counter, independent of the BRG16 setting.


20.1.3.1 ABD and EUSARTx Transmission

Since the BRG clock is reversed during ABD acquisition, the EUSARTx transmitter cannot be used during ABD. This means that whenever the ABDEN bit is set, TXREGx cannot be written to. Users should also ensure that ABDEN does not become set during a transmit sequence. Failing to do this may result in unpredictable EUSARTx operation.

BRG Value	XXXXh	0000h		001Ch
RXx pin		Start	Edge #1 Edge #2 Edge #3 Edge #4 Bit 0 Bit 1 Bit 2 Bit 3 Bit 4 Bit 5 Bit 6 Bit 7	Edge #5 Stop Bit
BRG Clock		hunnun		
ABDEN bit	Set by User			Auto-Cleared
RCxIF bit (Interrupt)				
Read RCREGx				
SPBRGx			XXXXh	χ <u>1Ch</u>
SPBRGHx			XXXXh) 00h
SPBRGHx	ABD sequence req	uires the EUSARTx mod		~

FIGURE 20-1: AUTOMATIC BAUD RATE CALCULATION

FIGURE 20-2: BRG OVERFLOW SEQUENCE



20.2 EUSARTx Asynchronous Mode

The Asynchronous mode of operation is selected by clearing the SYNC bit (TXSTAx<4>). In this mode, the EUSARTx uses standard Non-Return-to-Zero (NRZ) format (one Start bit, eight or nine data bits and one Stop bit). The most common data format is 8 bits. An on-chip, dedicated 8-bit/16-bit Baud Rate Generator can be used to derive standard baud rate frequencies from the oscillator.

The EUSARTx transmits and receives the LSb first. The EUSARTx module's transmitter and receiver are functionally independent but use the same data format and baud rate. The Baud Rate Generator produces a clock, either x16 or x64 of the bit shift rate, depending on the BRGH and BRG16 bits (TXSTAx<2> and BAUDCONx<3>). Parity is not supported by the hardware but can be implemented in software and stored as the 9th data bit.

The TXCKP (BAUDCONx<4>) and RXDTP (BAUDCONx<5>) bits allow the TXx and RXx signals to be inverted (polarity reversed). Devices that buffer signals between TTL and RS-232 levels also invert the signal. Setting the TXCKP and RXDTP bits allows for the use of circuits that provide buffering without inverting the signal.

When operating in Asynchronous mode, the EUSARTx module consists of the following important elements:

- Baud Rate Generator
- · Sampling Circuit
- Asynchronous Transmitter
- Asynchronous Receiver
- Auto-Wake-up on Sync Break Character
- 12-Bit Break Character Transmit
- Auto-Baud Rate Detection

20.2.1 EUSARTx ASYNCHRONOUS TRANSMITTER

The EUSARTx transmitter block diagram is shown in Figure 20-3. The heart of the transmitter is the Transmit (Serial) Shift Register (TSR). The Shift register obtains its data from the Read/Write Transmit Buffer register, TXREGx. The TXREGx register is loaded with data in software. The TSR register is not loaded until the Stop bit has been transmitted from the previous load. As soon as the Stop bit is transmitted, the TSR is loaded with new data from the TXREGx register (if available). Once the TXREGx register transfers the data to the TSR register (occurs in one TcY), the TXREGx register is empty and the TXxIF flag bit is set. This interrupt can be enabled or disabled by setting or clearing the interrupt enable bit, TXxIE. TXxIF will be set regardless of the state of TXxIE; it cannot be cleared in software. TXxIF is also not cleared immediately upon loading TXREGx, but becomes valid in the second instruction cycle following the load instruction. Polling TXxIF immediately following a load of TXREGx will return invalid results.

While TXxIF indicates the status of the TXREGx register, another bit, TRMT (TXSTAx<1>), shows the status of the TSR register. TRMT is a read-only bit which is set when the TSR register is empty. No interrupt logic is tied to this bit so the user has to poll this bit in order to determine if the TSR register is empty.


Note 1: The TSR register is not mapped in data memory, so it is not available to the user.

2: Flag bit, TXxIF, is set when enable bit TXEN is set.

To set up an Asynchronous Transmission:

- 1. Initialize the SPBRGHx:SPBRGx registers for the appropriate baud rate. Set or clear the BRGH and BRG16 bits, as required, to achieve the desired baud rate.
- 2. Enable the asynchronous serial port by clearing the SYNC bit and setting bit, SPEN.
- 3. If the signal from the TXx pin is to be inverted, set the TXCKP bit.
- 4. If interrupts are desired, set enable bit, TXxIE.
- 5. If 9-bit transmission is desired, set transmit bit, TX9. Can be used as address/data bit.
- 6. Enable the transmission by setting the TXEN bit which will also set bit, TXxIF.
- 7. If 9-bit transmission is selected, the ninth bit should be loaded in bit, TX9D.
- 8. Load data to the TXREGx register (starts transmission).
- If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.

FIGURE 20-3: EUSARTx TRANSMIT BLOCK DIAGRAM









FIGURE 20-5: ASYNCHRONOUS TRANSMISSION (BACK-TO-BACK), TXCKP = 0 (TXx NOT INVERTED)



Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page:	
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	63	
PIR1	PSPIF	ADIF	RC1IF	TX1IF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	65	
PIE1	PSPIE	ADIE	RC1IE	TX1IE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	65	
IPR1	PSPIP	ADIP	RC1IP	TX1IP	SSP1IP	CCP1IP	TMR2IP	TMR1IP	65	
PIR3	SSP2IF	BCL2IF	RC2IF	TX2IF ⁽¹⁾	TMR4IF	CCP5IF	CCP4IF	CCP3IF	65	
PIE3	SSP2IE	BCL2IE	RC2IE	TX2IE ⁽¹⁾	TMR4IE	CCP5IE	CCP4IE	CCP3IE	65	
IPR3	SSP2IP	BCL2IP	RC2IP	TX2IP ⁽¹⁾	TMR4IP	CCP5IP	CCP4IP	CCP3IP	65	
RCSTAx	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	65	
TXREGx	EUSARTx	Transmit Re	gister						65	
TXSTAx	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	65	
BAUDCONx	ABDOVF	RCIDL	RXDTP	TXCKP	BRG16	—	WUE	ABDEN	66	
SPBRGHx	EUSARTx	USARTx Baud Rate Generator Register High Byte								
SPBRGx	EUSARTx	USARTx Baud Rate Generator Register Low Byte								

TABLE 20-5: REGISTERS ASSOCIATED WITH ASYNCHRONOUS TRANSMISSION

Legend: — = unimplemented locations read as '0'. Shaded cells are not used for asynchronous transmission.

Note 1: These bits are only available in 80-pin and 100-pin devices; otherwise, they are unimplemented and read as '0'.

20.2.2 EUSARTx ASYNCHRONOUS RECEIVER

The receiver block diagram is shown in Figure 20-6. The data is received on the RXx pin and drives the data recovery block. The data recovery block is actually a high-speed shifter operating at x16 times the baud rate, whereas the main receive serial shifter operates at the bit rate or at Fosc. This mode would typically be used in RS-232 systems.

The RXDTP bit (BAUDCON<5>) allows the RXx signal to be inverted (polarity reversed). Devices that buffer signals from RS-232 to TTL levels also perform an inversion of the signal (when RS-232 = positive, TTL = 0). Inverting the polarity of the RXx pin data by setting the RXDTP bit allows for the use of circuits that provide buffering without inverting the signal.

To set up an Asynchronous Reception:


- 1. Initialize the SPBRGHx:SPBRGx registers for the appropriate baud rate. Set or clear the BRGH and BRG16 bits, as required, to achieve the desired baud rate.
- 2. Enable the asynchronous serial port by clearing the SYNC bit and setting bit, SPEN.
- 3. If the signal at the RXx pin is to be inverted, set the RXDTP bit.
- 4. If interrupts are desired, set enable bit, RCxIE.
- 5. If 9-bit reception is desired, set bit, RX9.
- 6. Enable the reception by setting bit, CREN.
- 7. Flag bit, RCxIF, will be set when reception is complete and an interrupt will be generated if enable bit, RCxIE, was set.
- 8. Read the RCSTAx register to get the 9th bit (if enabled) and determine if any error occurred during reception.
- 9. Read the 8-bit received data by reading the RCREGx register.
- 10. If any error occurred, clear the error by clearing enable bit, CREN.
- 11. If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.

20.2.3 SETTING UP 9-BIT MODE WITH ADDRESS DETECT

This mode would typically be used in RS-485 systems. To set up an Asynchronous Reception with Address Detect Enable:

- 1. Initialize the SPBRGHx:SPBRGx registers for the appropriate baud rate. Set or clear the BRGH and BRG16 bits, as required, to achieve the desired baud rate.
- 2. Enable the asynchronous serial port by clearing the SYNC bit and setting the SPEN bit.
- 3. If the signal at the RXx pin is to be inverted, set the RXDTP bit. If the signal from the TXx pin is to be inverted, set the TXCKP bit.
- 4. If interrupts are required, set the RCEN bit and select the desired priority level with the RCxIP bit.
- 5. Set the RX9 bit to enable 9-bit reception.
- 6. Set the ADDEN bit to enable address detect.
- 7. Enable reception by setting the CREN bit.
- 8. The RCxIF bit will be set when reception is complete. The interrupt will be Acknowledged if the RCxIE and GIE bits are set.
- 9. Read the RCSTAx register to determine if any error occurred during reception, as well as read bit 9 of data (if applicable).
- 10. Read RCREGx to determine if the device is being addressed.
- 11. If any error occurred, clear the CREN bit.
- 12. If the device has been addressed, clear the ADDEN bit to allow all received data into the receive buffer and interrupt the CPU.










TABLE 20-6:	REGISTERS ASSOCIATED WITH ASYNCHRONOUS RECEPTION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page:
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	63
PIR1	PSPIF	ADIF	RC1IF	TX1IF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	65
PIE1	PSPIE	ADIE	RC1IE	TX1IE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	65
IPR1	PSPIP	ADIP	RC1IP	TX1IP	SSP1IP	CCP1IP	TMR2IP	TMR1IP	65
PIR3	SSP2IF	BCL2IF	RC2IF ⁽¹⁾	TX2IF	TMR4IF	CCP5IF	CCP4IF	CCP3IF	65
PIE3	SSP2IE	BCL2IE	RC2IE ⁽¹⁾	TX2IE	TMR4IE	CCP5IE	CCP4IE	CCP3IE	65
IPR3	SSP2IP	BCL2IP	RC2IP ⁽¹⁾	TX2IP	TMR4IP	CCP5IP	CCP4IP	CCP3IP	65
RCSTAx	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	65
RCREGx	EUSARTx Receive Register							65	
TXSTAx	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	65
BAUDCONx	ABDOVF	RCIDL	RXDTP	TXCKP	BRG16	_	WUE	ABDEN	66
SPBRGHx	EUSARTx Baud Rate Generator Register High Byte							66	
SPBRGx	EUSARTx Baud Rate Generator Register Low Byte							66	
Legend: — = unimplemented locations read as '0'. Shaded cells are not used for asynchronous reception.									

Legend: — = unimplemented locations read as '0'. Shaded cells are not used for asynchronous reception.

Note 1: These bits are only available in 80-pin and 100-pin devices; otherwise, they are unimplemented and read as '0'.

20.2.4 AUTO-WAKE-UP ON SYNC BREAK CHARACTER

During Sleep mode, all clocks to the EUSARTx are suspended. Because of this, the Baud Rate Generator is inactive and a proper byte reception cannot be performed. The auto-wake-up feature allows the controller to wake-up due to activity on the RXx/DTx line while the EUSARTx is operating in Asynchronous mode.

The auto-wake-up feature is enabled by setting the WUE bit (BAUDCONx<1>). Once set, the typical receive sequence on RXx/DTx is disabled and the EUSARTx remains in an Idle state, monitoring for a wake-up event independent of the CPU mode. A wake-up event consists of a high-to-low transition on the RXx/DTx line. (This coincides with the start of a Sync Break or a Wake-up Signal character for the LIN protocol.)

Following a wake-up event, the module generates an RCxIF interrupt. The interrupt is generated synchronously to the Q clocks in normal operating modes (Figure 20-8) and asynchronously if the device is in Sleep mode (Figure 20-9). The interrupt condition is cleared by reading the RCREGx register.

The WUE bit is automatically cleared once a low-to-high transition is observed on the RXx line following the wake-up event. At this point, the EUSARTx module is in Idle mode and returns to normal operation. This signals to the user that the Sync Break event is over.

20.2.4.1 Special Considerations Using Auto-Wake-up

Since auto-wake-up functions by sensing rising edge transitions on RXx/DTx, information with any state changes before the Stop bit may signal a false End-of-Character (EOC) and cause data or framing errors. To work properly, therefore, the initial character in

the transmission must be all '0's. This can be 00h (8 bytes) for standard RS-232 devices or 000h (12 bits) for LIN bus.


Oscillator start-up time must also be considered, especially in applications using oscillators with longer start-up intervals (i.e., HS or HSPLL mode). The Sync Break (or Wake-up Signal) character must be of sufficient length and be followed by a sufficient interval to allow enough time for the selected oscillator to start and provide proper initialization of the EUSARTx.

20.2.4.2 Special Considerations Using the WUE Bit


The timing of WUE and RCxIF events may cause some confusion when it comes to determining the validity of received data. As noted, setting the WUE bit places the EUSARTx in an Idle mode. The wake-up event causes a receive interrupt by setting the RCxIF bit. The WUE bit is cleared after this when a rising edge is seen on RXx/DTx. The interrupt condition is then cleared by reading the RCREGx register. Ordinarily, the data in RCREGx will be dummy data and should be discarded.

The fact that the WUE bit has been cleared (or is still set), and the RCxIF flag is set, should not be used as an indicator of the integrity of the data in RCREGx. Users should consider implementing a parallel method in firmware to verify received data integrity.

To assure that no actual data is lost, check the RCIDL bit to verify that a receive operation is not in process. If a receive operation is not occurring, the WUE bit may then be set just prior to entering the Sleep mode.







20.2.5 BREAK CHARACTER SEQUENCE

The EUSARTx module has the capability of sending the special Break character sequences that are required by the LIN bus standard. The Break character transmit consists of a Start bit, followed by twelve '0' bits and a Stop bit. The Frame Break character is sent whenever the SENDB and TXEN bits (TXSTAx<3> and TXSTAx<5>) are set while the Transmit Shift Register (TSR) is loaded with data. Note that the value of data written to TXREGx will be ignored and all '0's will be transmitted.

The SENDB bit is automatically reset by hardware after the corresponding Stop bit is sent. This allows the user to preload the transmit FIFO with the next transmit byte following the Break character (typically, the Sync character in the LIN specification).

Note that the data value written to the TXREGx for the Break character is ignored. The write simply serves the purpose of initiating the proper sequence.

The TRMT bit indicates when the transmit operation is active or Idle, just as it does during normal transmission. See Figure 20-10 for the timing of the Break character sequence.

20.2.5.1 Break and Sync Transmit Sequence

The following sequence will send a message frame header made up of a Break, followed by an Auto-Baud Sync byte. This sequence is typical of a LIN bus master.

- 1. Configure the EUSARTx for the desired mode.
- 2. Set the TXEN and SENDB bits to set up the Break character.
- 3. Load the TXREGx with a dummy character to initiate transmission (the value is ignored).
- 4. Write '55h' to TXREGx to load the Sync character into the transmit FIFO buffer.
- 5. After the Break has been sent, the SENDB bit is reset by hardware. The Sync character now transmits in the preconfigured mode.

When the TXREGx becomes empty, as indicated by the TXxIF, the next data byte can be written to TXREGx.

20.2.6 RECEIVING A BREAK CHARACTER

The Enhanced USARTx module can receive a Break character in two ways.

The first method forces configuration of the baud rate at a frequency of 9/13 the typical speed. This allows for the Stop bit transition to be at the correct sampling location (13 bits for Break versus Start bit and 8 data bits for typical data).

The second method uses the auto-wake-up feature described in **Section 20.2.4 "Auto-Wake-up on Sync Break Character"**. By enabling this feature, the EUSARTx will sample the next two transitions on RXx/DTx, cause an RCxIF interrupt and receive the next data byte followed by another interrupt.

Note that following a Break character, the user will typically want to enable the Auto-Baud Rate Detect feature. For both methods, the user can set the ABDEN bit once the TXxIF interrupt is observed.




FIGURE 20-10: SEND BREAK CHARACTER SEQUENCE

20.3 EUSARTx Synchronous Master Mode

The Synchronous Master mode is entered by setting the CSRC bit (TXSTAx<7>). In this mode, the data is transmitted in a half-duplex manner (i.e., transmission and reception do not occur at the same time). When transmitting data, the reception is inhibited and vice versa. Synchronous mode is entered by setting bit, SYNC (TXSTAx<4>). In addition, enable bit, SPEN (RCSTAx<7>), is set in order to configure the TXx and RXx pins to CKx (clock) and DTx (data) lines, respectively.

Clock polarity (CKx) is selected with the TXCKP bit (BAUDCON<4>). Setting TXCKP sets the Idle state on CKx as high, while clearing the bit sets the Idle state as low. Data polarity (DTx) is selected with the RXDTP bit (BAUDCONx<5>). Setting RXDTP sets the Idle state on DTx as high, while clearing the bit sets the Idle state as low. DTx is sampled when CKx returns to its Idle state. This option is provided to support Microwire devices with this module.

20.3.1 EUSARTx SYNCHRONOUS MASTER TRANSMISSION

The EUSARTx transmitter block diagram is shown in Figure 20-3. The heart of the transmitter is the Transmit (Serial) Shift Register (TSR). The Shift register obtains its data from the Read/Write Transmit Buffer register, TXREGx. The TXREGx register is loaded with data in software. The TSR register is not loaded until the last bit has been transmitted from the previous load. As soon as the last bit is transmitted, the TSR is loaded with new data from the TXREGx (if available). Once the TXREGx register transfers the data to the TSR register (occurs in one TcY), the TXREGx is empty and the TXxIF flag bit is set. The interrupt can be enabled or disabled by setting or clearing the interrupt enable bit, TXxIE. TXxIF is set regardless of the state of enable bit, TXxIE; it cannot be cleared in software. It will reset only when new data is loaded into the TXREGx register.

While flag bit, TXxIF, indicates the status of the TXREGx register, another bit, TRMT (TXSTAx<1>), shows the status of the TSR register. TRMT is a read-only bit which is set when the TSR is empty. No interrupt logic is tied to this bit, so the user must poll this bit in order to determine if the TSR register is empty. The TSR is not mapped in data memory so it is not available to the user.

To set up a Synchronous Master Transmission:

- Initialize the SPBRGHx:SPBRGx registers for the appropriate baud rate. Set or clear the BRG16 bit, as required, to achieve the desired baud rate.
- 2. Enable the synchronous master serial port by setting bits, SYNC, SPEN and CSRC.
- 3. If interrupts are desired, set enable bit, TXxIE.
- 4. If 9-bit transmission is desired, set bit, TX9.
- 5. Enable the transmission by setting bit, TXEN.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit, TX9D.
- 7. Start transmission by loading data to the TXREGx register.
- If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.




FIGURE 20-11: SYNCHRONOUS TRANSMISSION




FIGURE 20-12: SYNCHRONOUS TRANSMISSION (THROUGH TXEN)

TABLE 20-7:	REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER TRANSMISSION
-------------	---

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page:
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	63
PIR1	PSPIF	ADIF	RC1IF	TX1IF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	65
PIE1	PSPIE	ADIE	RC1IE	TX1IE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	65
IPR1	PSPIP	ADIP	RC1IP	TX1IP	SSP1IP	CCP1IP	TMR2IP	TMR1IP	65
PIR3	SSP2IF	BCL2IF	RC2IF	TX2IF ⁽¹⁾	TMR4IF	CCP5IF	CCP4IF	CCP3IF	65
PIE3	SSP2IE	BCL2IE	RC2IE	TX2IE ⁽¹⁾	TMR4IE	CCP5IE	CCP4IE	CCP3IE	65
IPR3	SSP2IP	BCL2IP	RC2IP	TX2IP ⁽¹⁾	TMR4IP	CCP5IP	CCP4IP	CCP3IP	65
RCSTAx	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	65
TXREGx	EUSARTx Transmit Register							65	
TXSTAx	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	65
BAUDCONx	ABDOVF	RCIDL	RXDTP	TXCKP	BRG16	_	WUE	ABDEN	66
SPBRGHx	EUSARTx Baud Rate Generator Register High Byte							66	
SPBRGx	EUSARTx Baud Rate Generator Register Low Byte							66	

Legend: — = unimplemented, read as '0'. Shaded cells are not used for synchronous master transmission.

Note 1: These bits are only available in 80-pin and 100-pin devices; otherwise, they are unimplemented and read as '0'.

20.3.2 EUSARTx SYNCHRONOUS MASTER RECEPTION

Once Synchronous mode is selected, reception is enabled by setting either the Single Receive Enable bit, SREN (RCSTAx<5>), or the Continuous Receive Enable bit, CREN (RCSTAx<4>). Data is sampled on the RXx pin on the falling edge of the clock.

If enable bit, SREN, is set, only a single word is received. If enable bit, CREN, is set, the reception is continuous until CREN is cleared. If both bits are set, then CREN takes precedence.

To set up a Synchronous Master Reception:

- 1. Initialize the SPBRGHx:SPBRGx registers for the appropriate baud rate. Set or clear the BRG16 bit, as required, to achieve the desired baud rate.
- 2. Enable the synchronous master serial port by setting bits, SYNC, SPEN and CSRC.
- 3. Ensure bits, CREN and SREN, are clear.

- 4. If the signal from the CKx pin is to be inverted, set the TXCKP bit. If the signal from the DTx pin is to be inverted, set the RXDTP bit.
- 5. If interrupts are desired, set enable bit, RCxIE.
- 6. If 9-bit reception is desired, set bit, RX9.
- 7. If a single reception is required, set bit, SREN. For continuous reception, set bit, CREN.
- 8. Interrupt flag bit, RCxIF, will be set when reception is complete and an interrupt will be generated if the enable bit, RCxIE, was set.
- 9. Read the RCSTAx register to get the 9th bit (if enabled) and determine if any error occurred during reception.
- 10. Read the 8-bit received data by reading the RCREGx register.
- 11. If any error occurred, clear the error by clearing bit, CREN.
- 12. If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.




FIGURE 20-13: SYNCHRONOUS RECEPTION (MASTER MODE, SREN)

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page:
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	63
PIR1	PSPIF	ADIF	RC1IF	TX1IF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	65
PIE1	PSPIE	ADIE	RC1IE	TX1IE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	65
IPR1	PSPIP	ADIP	RC1IP	TX1IP	SSP1IP	CCP1IP	TMR2IP	TMR1IP	65
PIR3	SSP2IF	BCL2IF	RC2IF ⁽¹⁾	TX2IF	TMR4IF	CCP5IF	CCP4IF	CCP3IF	65
PIE3	SSP2IE	BCL2IE	RC2IE ⁽¹⁾	TX2IE	TMR4IE	CCP5IE	CCP4IE	CCP3IE	65
IPR3	SSP2IP	BCL2IP	RC2IP ⁽¹⁾	TX2IP	TMR4IP	CCP5IP	CCP4IP	CCP3IP	65
RCSTAx	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	65
RCREGx	EUSARTx	Receive Reg	gister						65
TXSTAx	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	65
BAUDCONx	ABDOVF	RCIDL	RXDTP	TXCKP	BRG16	_	WUE	ABDEN	66
SPBRGHx	EUSARTx	Baud Rate C	Generator Re	egister High	Byte	•		•	66
SPBRGx	EUSART X	Baud Rate C	Generator Re	egister Low	Byte				66

TABLE 20-8: REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER RECEPTION

Legend: — = unimplemented, read as '0'. Shaded cells are not used for synchronous master reception.

Note 1: These bits are only available in 80-pin and 100-pin devices; otherwise, they are unimplemented and read as '0'.

20.4 EUSARTx Synchronous Slave Mode

Synchronous Slave mode is entered by clearing bit, CSRC (TXSTAx<7>). This mode differs from the Synchronous Master mode in that the shift clock is supplied externally at the CKx pin (instead of being supplied internally in Master mode). This allows the device to transfer or receive data while in any low-power mode.

20.4.1 EUSARTx SYNCHRONOUS SLAVE TRANSMISSION

The operation of the Synchronous Master and Slave modes is identical, except in the case of Sleep mode.

If two words are written to the TXREGx and then the ${\tt SLEEP}$ instruction is executed, the following will occur:

- a) The first word will immediately transfer to the TSR register and transmit.
- b) The second word will remain in the TXREGx register.
- c) Flag bit, TXxIF, will not be set.
- d) When the first word has been shifted out of TSR, the TXREGx register will transfer the second word to the TSR and flag bit, TXxIF, will now be set.
- e) If enable bit, TXxIE, is set, the interrupt will wake the chip from Sleep. If the global interrupt is enabled, the program will branch to the interrupt vector.

To set up a Synchronous Slave Transmission:

- Enable the synchronous slave serial port by setting bits, SYNC and SPEN, and clearing bit, CSRC.
- 2. Clear bits, CREN and SREN.
- 3. If the signal from the CKx pin is to be inverted, set the TXCKP bit. If the signal from the DTx pin is to be inverted, set the RXDTP bit.
- 4. If interrupts are desired, set enable bit, TXxIE.
- 5. If 9-bit transmission is desired, set bit, TX9.
- 6. Enable the transmission by setting enable bit, TXEN.
- 7. If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- 8. Start transmission by loading data to the TXREGx register.
- If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page:
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	63
PIR1	PSPIF	ADIF	RC1IF	TX1IF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	65
PIE1	PSPIE	ADIE	RC1IE	TX1IE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	65
IPR1	PSPIP	ADIP	RC1IP	TX1IP	SSP1IP	CCP1IP	TMR2IP	TMR1IP	65
PIR3	SSP2IF	BCL2IF	RC2IF	TX2IF ⁽¹⁾	TMR4IF	CCP5IF	CCP4IF	CCP3IF	65
PIE3	SSP2IE	BCL2IE	RC2IE	TX2IE ⁽¹⁾	TMR4IE	CCP5IE	CCP4IE	CCP3IE	65
IPR3	SSP2IP	BCL2IP	RC2IP	TX2IP ⁽¹⁾	TMR4IP	CCP5IP	CCP4IP	CCP3IP	65
RCSTAx	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	65
TXREGx	EUSARTx	Transmit Reg	gister						65
TXSTAx	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	65
BAUDCONx	ABDOVF	RCIDL	RXDTP	TXCKP	BRG16	_	WUE	ABDEN	66
SPBRGHx	EUSARTx	EUSARTx Baud Rate Generator Register High Byte							
SPBRGx	EUSARTx	USARTx Baud Rate Generator Register Low Byte							

TABLE 20-9: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE TRANSMISSION

Legend: — = unimplemented, read as '0'. Shaded cells are not used for synchronous slave transmission.

Note 1: These bits are only available in 80-pin and 100-pin devices; otherwise, they are unimplemented and read as '0'.

20.4.2 EUSARTX SYNCHRONOUS SLAVE RECEPTION

The operation of the Synchronous Master and Slave modes is identical, except in the case of Sleep or any Idle mode, and bit SREN, which is a "don't care" in Slave mode.

If receive is enabled by setting the CREN bit prior to entering Sleep or any Idle mode, then a word may be received while in this low-power mode. Once the word is received, the RSR register will transfer the data to the RCREGx register. If the RCxIE enable bit is set, the interrupt generated will wake the chip from the low-power mode. If the global interrupt is enabled, the program will branch to the interrupt vector. To set up a Synchronous Slave Reception:

- 1. Enable the synchronous master serial port by setting bits, SYNC and SPEN, and clearing bit, CSRC.
- 2. If interrupts are desired, set enable bit, RCxIE.
- 3. If the signal from the CKx pin is to be inverted, set the TXCKP bit. If the signal from the DTx pin is to be inverted, set the RXDTP bit.
- 4. If 9-bit reception is desired, set bit, RX9.
- 5. To enable reception, set enable bit, CREN.
- Flag bit, RCxIF, will be set when reception is complete. An interrupt will be generated if enable bit, RCxIE, was set.
- 7. Read the RCSTAx register to get the 9th bit (if enabled) and determine if any error occurred during reception.
- 8. Read the 8-bit received data by reading the RCREGx register.
- 9. If any error occurred, clear the error by clearing bit, CREN.
- 10. If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page:
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	63
PIR1	PSPIF	ADIF	RC1IF	TX1IF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	65
PIE1	PSPIE	ADIE	RC1IE	TX1IE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	65
IPR1	PSPIP	ADIP	RC1IP	TX1IP	SSP1IP	CCP1IP	TMR2IP	TMR1IP	65
PIR3	SSP2IF	BCL2IF	RC2IF ⁽¹⁾	TX2IF	TMR4IF	CCP5IF	CCP4IF	CCP3IF	65
PIE3	SSP2IE	BCL2IE	RC2IE ⁽¹⁾	TX2IE	TMR4IE	CCP5IE	CCP4IE	CCP3IE	65
IPR3	SSP2IP	BCL2IP	RC2IP ⁽¹⁾	TX2IP	TMR4IP	CCP5IP	CCP4IP	CCP3IP	65
RCSTAx	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	65
RCREGx	EUSARTx	Receive Reo	gister						65
TXSTAx	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	65
BAUDCONx	ABDOVF	RCIDL	RXDTP	TXCKP	BRG16	_	WUE	ABDEN	66
SPBRGHx	EUSARTx	Baud Rate C	Generator R	egister High	n Byte				66
SPBRGx	EUSARTx	Baud Rate C	Generator R	egister Low	Byte				66

TABLE 20-10: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE RECEPTION

Legend: — = unimplemented, read as '0'. Shaded cells are not used for synchronous slave reception.

Note 1: These bits are only available in 80-pin and 100-pin devices; otherwise, they are unimplemented and read as '0'.

21.0 10-BIT ANALOG-TO-DIGITAL CONVERTER (A/D) MODULE

The Analog-to-Digital (A/D) converter module has 11 inputs for the 64-pin devices, 15 inputs for the 80-pin devices and 16 inputs for the 100-pin devices. This module allows conversion of an analog input signal to a corresponding 10-bit digital number.

The module has five registers:

- A/D Result Register High Byte (ADRESH)
- A/D Result Register Low Byte (ADRESL)
- A/D Control Register 0 (ADCON0)
- A/D Control Register 1 (ADCON1)
- A/D Control Register 2 (ADCON2)

The ADCON0 register, shown in Register 21-1, controls the operation of the A/D module. The ADCON1 register, shown in Register 21-2, configures the functions of the port pins. The ADCON2 register, shown in Register 21-3, configures the A/D clock source, programmed acquisition time and justification.

REGISTER 21-1: ADCON0: A/D CONTROL REGISTER 0

R/W-0) U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
ADCA	L —	CHS3	CHS2	CHS1	CHS0	GO/DONE	ADON	
bit 7							bit 0	
Levende								
Legend: R = Reada	abla bit	W = Writable	hit	II – Unimplo	monted hit rec	vd oo 'O'		
n = Value		'1' = Bit is set		'0' = Bit is cle	mented bit, rea	x = Bit is unkn	014/2	
-n = value	alPOR				areu		OWI	
bit 7	ADCAL: A/D	Calibration bit						
		n is performed						
	0 = Normal A	/D converter o	peration (no ca	alibration is pe	rformed)			
bit 6	Unimplemen	ted: Read as '	0'					
bit 5-2		Analog Chanr	nel Select bits					
	0000 = Chan							
	0001 = Chan							
	0010 = Chan 0011 = Chan	• •						
	0100 = Chan							
		nel 5 (AN5) ^{(1,3})					
	0110 = Chan							
	0111 = Chan	· · ·						
	1000 = Chan	• •						
	1001 = Chan	nel 9 (AN9) nel 10 (AN10)						
		nel 11 (AN11)						
		nel 12 (AN12) ⁽	2,3)					
	1101 = Chan	nel 13 (AN13) ⁽	2,3)					
	1110 = Chan	nel 14 (AN14) ⁽	2,3)					
	1111 = Chan	nel 15 (AN15) ⁽	2,3)					
bit 1	GO/DONE: A	/D Conversion	Status bit					
	When ADON							
		ersion in progre	ess					
	0 = A/D Idle							
bit 0	ADON: A/D (
	1 = A/D converter module is enabled							
	0 = A/D conv	erter module is	aisablea					
Note 1:	This channel is im			•				
2:	These channels a							
3:	Performing a conv	ersion on unim	plemented ch	annels will retu	urn random va	lues.		

U-0	U-0		R/V	V-0	F	R/W-0		R/W-	-0	R	2/W-0		R/\	V-0		R/W	/-0
—	_		VCF	G1	V	CFG0		PCFC	3 3	P	CFG2		PCI	-G1		PCF	G0
pit 7																	bit
_egend:																	
R = Readab	le bit	V	V = W	ritable	bit		U	= Uni	mplen	nenteo	d bit, ı	ead a	s '0'				
n = Value a	t POR	، ،	1' = Bi	t is se	t		'O'	= Bit	is cle	ared		X	: = Bit	is un	know	'n	
bit 7-6	Unimpler	Jnimplemented: Read as '0'															
oit 5	VCFG1: \	/oltage	e Refe	rence	Confi	guratio	on bit	(Vref	- sour	ce)							
	1 = V REF-	(AN2)														
	0 = AVss																
oit 4	VCFG0: \	-		rence	Confi	guratio	on bit	(Vref	+ sou	rce)							
	1 = VREF + (AN3)																
	0 = AV DD						• •										
bit 3-0	PCFG3:PCFG0: A/D Port Configuration Control bits:																
	PCFG3:	5 ⁽¹⁾	4(1)	3 ⁽¹⁾	2 ⁽¹⁾	-	0	-				(2)				(3)	(3)
	PCFG0	AN15 ⁽¹⁾	AN14 ⁽¹⁾	AN13 ⁽¹⁾	AN12 ⁽¹⁾	AN11	AN10	AN9	AN8	AN7	AN6	AN5 ⁽²⁾	AN4	AN3	AN2	AN1 ⁽³⁾	AN0 ⁽³⁾
									-				-				
	0000	A	A	A	A	A	<u>A</u>	A	A	A	A	A	A	A	A	A	A
	0001	D	D D	A D	A A	A A	A A	A A	A A	A A	A A	A A	A A	A A	A A	A A	A
	0010	D	D	D	D	A	A	A	A	A	A	A	A	A	A	A	A
	0100	D	D	D	D	D	A	A	A	A	A	A	A	A	A	A	A
	0100	D	D	D	D	D		A	A	A	A	A	A	A	A	A	A
	0110	D	D	D	D	D	D	D	A	A	A	A	A	A	A	A	A
	0111	D	D	D	D	D	D	D	D	Α	Α	А	А	Α	Α	Α	A
	1000	D	D	D	D	D	D	D	D	D	Α	Α	Α	Α	Α	Α	Α
	1001	D	D	D	D	D	D	D	D	D	D	Α	Α	Α	Α	Α	Α
	1010	D	D	D	D	D	D	D	D	D	D	D	Α	Α	Α	Α	Α
	1011	D	D	D	D	D	D	D	D	D	D	D	D	Α	А	Α	Α
	1100	D	D	D	D	D	D	D	D	D	D	D	D	D	Α	Α	Α
	1101	D	D	D	D	D	D	D	D	D	D	D	D	D	D	А	Α
	1110	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	A
	1111	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D
	A = Analo								tal I/O								

Note 1: AN12 through AN15 are available in 80-pin and 100-pin devices only.

- 2: AN5 is available in 100-pin devices only.
- 3: AN0 and AN1 can also operate as Ethernet LED outputs in either Analog or Digital I/O modes.

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ADFM	DFM — ACQT2		ACQT1 ACQT0		ADCS2	ADCS1	ADCS0
bit 7							bit C
Legend:							
R = Readat	ole bit	W = Writable	bit	U = Unimplen	nented bit, read	1 as '0'	
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 7	ADFM: A/D R 1 = Right justi 0 = Left justifie	fied ed					
bit 6	Unimplement	ted: Read as '	0'				
	ACQT2:ACQ 111 = 20 TAD 110 = 16 TAD 101 = 12 TAD 100 = 8 TAD 011 = 6 TAD 010 = 4 TAD 001 = 2 TAD 000 = 0 TAD ⁽¹⁾)					
bit 2-0	ADCS2:ADCS 111 = FRC (clu 110 = Fosc/6 101 = Fosc/1 100 = Fosc/4 011 = FRC (clu 010 = Fosc/3 001 = Fosc/8 000 = Fosc/2	ock derived fro 4 6 ock derived fro 2	om A/D RC os	scillator) ⁽¹⁾			

Note 1: If the A/D FRC clock source is selected, a delay of one TCY (instruction cycle) is added before the A/D clock starts. This allows the SLEEP instruction to be executed before starting a conversion.

The analog reference voltage is software selectable to either the device's positive and negative supply voltage (AVDD and AVSS), or the voltage level on the RA3/AN3/VREF+ and RA2/AN2/VREF- pins.

The A/D converter has a unique feature of being able to operate while the device is in Sleep mode. To operate in Sleep, the A/D conversion clock must be derived from the A/D converter's internal RC oscillator.

The output of the sample and hold is the input into the converter, which generates the result via successive approximation.

Each port pin associated with the A/D converter can be configured as an analog input or as a digital I/O. The ADRESH and ADRESL registers contain the result of




FIGURE 21-1: A/D BLOCK DIAGRAM

the A/D conversion. When the A/D conversion is complete, the result is loaded into the ADRESH:ADRESL register pair, the GO/DONE bit (ADCON0<1>) is cleared and A/D Interrupt Flag bit, ADIF, is set.

A device Reset forces all registers to their Reset state. This forces the A/D module to be turned off and any conversion in progress is aborted. The value in the ADRESH:ADRESL register pair is not modified for a Power-on Reset. These registers will contain unknown data after a Power-on Reset.

The block diagram of the A/D module is shown in Figure 21-1.


After the A/D module has been configured as desired, the selected channel must be acquired before the conversion is started. The analog input channels must have their corresponding TRIS bits selected as inputs. To determine acquisition time, see **Section 21.1 "A/D Acquisition Requirements"**. After this acquisition time has elapsed, the A/D conversion can be started. An acquisition time can be programmed to occur between setting the GO/DONE bit and the actual start of the conversion.

The following steps should be followed to do an A/D conversion:

- 1. Configure the A/D module:
 - Configure analog pins, voltage reference and digital I/O (ADCON1)
 - Select A/D input channel (ADCON0)
 - Select A/D acquisition time (ADCON2)
 - Select A/D conversion clock (ADCON2)
 - Turn on A/D module (ADCON0)

FIGURE 21-2: ANALOG INPUT MODEL

- 2. Configure A/D interrupt (if desired):
 - Clear ADIF bit
 - Set ADIE bit
 - · Set GIE bit
- 3. Wait the required acquisition time (if required).
- 4. Start conversion:
 - Set GO/DONE bit (ADCON0<1>)
- 5. Wait for A/D conversion to complete, by either:
 Polling for the GO/DONE bit to be cleared OR
 - Waiting for the A/D interrupt
- 6. Read A/D Result registers (ADRESH:ADRESL); clear bit, ADIF, if required.
- 7. For next conversion, go to step 1 or step 2, as required. The A/D conversion time per bit is defined as TAD. A minimum wait of 2 TAD is required before next acquisition starts.



21.1 A/D Acquisition Requirements

For the A/D converter to meet its specified accuracy, the charge holding capacitor (CHOLD) must be allowed to fully charge to the input channel voltage level. The Analog Input model is shown in Figure 21-2. The source impedance (Rs) and the internal sampling switch (Rss) impedance directly affect the time required to charge the capacitor, CHOLD. The sampling switch (Rss) impedance varies over the device voltage (VDD). The source impedance affects the offset voltage at the analog input (due to pin leakage current). The maximum recommended impedance for analog sources is 2.5 k Ω . After the analog input channel is selected (changed), the channel must be sampled for at least the minimum acquisition time before starting a conversion.

Note:	When	the	conversion	is	started,	the
	holding	, capa	acitor is disco	nne	ected from	the
	input p	in.				

EQUATION 21-1: ACQUISITION TIME

To calculate the minimum acquisition time, Equation 21-1 may be used. This equation assumes that 1/2 LSb error is used (1024 steps for the A/D). The 1/2 LSb error is the maximum error allowed for the A/D to meet its specified resolution.

Equation 21-3 shows the calculation of the minimum required acquisition time, TACQ. This calculation is based on the following application system assumptions:

CHOLD	=	25 pF
Rs	=	2.5 kΩ
Conversion Error	\leq	1/2 LSb
Vdd	=	$3V \rightarrow Rss = 2 k\Omega$
Temperature	=	85°C (system max.)

TACQ = Amplifier Settling Time + Holding Capacitor Charging Time + Temperature Coefficient = TAMP + TC + TCOFF

EQUATION 21-2: A/D MINIMUM CHARGING TIME

VHOLD	=	$(\text{VREF} - (\text{VREF}/2048)) \bullet (1 - e^{(-\text{TC/CHOLD}(\text{Ric} + \text{Rss} + \text{Rs}))})$
or		
TC	=	-(CHOLD)(RIC + RSS + RS) ln(1/2048)

EQUATION 21-3: CALCULATING THE MINIMUM REQUIRED ACQUISITION TIME

TACQ	=	TAMP + TC + TCOFF					
TAMP	=	0.2 μs					
TCOFF	=	(Temp – 25°C)(0.02 μs/°C) (85°C – 25°C)(0.02 μs/°C) 1.2 μs					
Tempera	Temperature coefficient is only required for temperatures $> 25^{\circ}$ C. Below 25°C, TCOFF = 0 ms.						
Тс	=	-(ChOLD)(RIC + RSS + RS) ln(1/2048) μ s -(25 pF) (1 k Ω + 2 k Ω + 2.5 k Ω) ln(0.0004883) μ s 1.05 μ s					
TACQ	=	0.2 μs + 1 μs + 1.2 μs 2.4 μs					

21.2 Selecting and Configuring Automatic Acquisition Time

The ADCON2 register allows the user to select an acquisition time that occurs each time the GO/\overline{DONE} bit is set.

When the GO/DONE bit is set, sampling is stopped and a conversion begins. The user is responsible for ensuring the required acquisition time has passed between selecting the desired input channel and setting the GO/DONE bit. This occurs when the ACQT2:ACQT0 bits (ADCON2<5:3>) remain in their Reset state ('000') and is compatible with devices that do not offer programmable acquisition times.

If desired, the ACQT bits can be set to select a programmable acquisition time for the A/D module. When the GO/DONE bit is set, the A/D module continues to sample the input for the selected acquisition time, then automatically begins a conversion. Since the acquisition time is programmed, there may be no need to wait for an acquisition time between selecting a channel and setting the GO/DONE bit.

In either case, when the conversion is completed, the GO/DONE bit is cleared, the ADIF flag is set and the A/D begins sampling the currently selected channel again. If an acquisition time is programmed, there is nothing to indicate if the acquisition time has ended or if the conversion has begun.

21.3 Selecting the A/D Conversion Clock

The A/D conversion time per bit is defined as TAD. The A/D conversion requires 11 TAD per 10-bit conversion. The source of the A/D conversion clock is software selectable.

There are seven possible options for TAD:

- 2 Tosc
- 4 Tosc
- 8 Tosc
- 16 Tosc
- 32 Tosc
- 64 Tosc
- Internal RC Oscillator

For correct A/D conversions, the A/D conversion clock (TAD) must be as short as possible but greater than the minimum TAD. See **Section 27.0 "Electrical Characteristics"**, A/D parameter 130 in Table 27-27 for more information.

Table 21-1 shows the resultant TAD times derived from the device operating frequencies and the A/D clock source selected.

TABLE 21-1:	TAD VS. DEVICE OPERATING
	FREQUENCIES

AD Clock	AD Clock Source (TAD)						
Operation	ADCS2:ADCS0	Device Frequency					
2 Tosc	000	2.68 MHz					
4 Tosc	100	5.71 MHz					
8 Tosc	001	11.43 MHz					
16 Tosc	101	22.86 MHz					
32 Tosc	010	41.67 MHz					
64 Tosc	110	41.67 MHz					
RC ⁽²⁾	x11	1.00 MHz ⁽¹⁾					

Note 1:	The RC source has a typical TAD time of
	4 ms.

2: See parameter 130 in Table 27-27 for A/D RC clock specifications.

21.4 Configuring Analog Port Pins

The ADCON1, TRISA, TRISF and TRISH registers control the operation of the A/D port pins. The port pins needed as analog inputs must have their corresponding TRIS bits set (input). If the TRIS bit is cleared (output), the digital output level (VOH or VOL) will be converted.

The A/D operation is independent of the state of the CHS3:CHS0 bits and the TRIS bits.

- Note 1: When reading the PORT register, all pins configured as analog input channels will read as cleared (a low level). Pins configured as digital inputs will convert an analog input. Analog levels on a digitally configured input will be accurately converted.
 - 2: Analog levels on any pin defined as a digital input may cause the digital input buffer to consume current out of the device's specification limits.

21.5 A/D Conversions

Figure 21-3 shows the operation of the A/D converter after the GO/DONE bit has been set and the ACQT2:ACQT0 bits are cleared. A conversion is started after the following instruction to allow entry into Sleep mode before the conversion begins.

Figure 21-4 shows the operation of the A/D converter after the GO/DONE bit has been set, the ACQT2:ACQT0 bits are set to '010' and a 4 TAD acquisition time has been selected before the conversion starts.

Clearing the GO/DONE bit during a conversion will abort the current conversion. The A/D Result register pair will NOT be updated with the partially completed A/D conversion sample. This means the ADRESH:ADRESL registers will continue to contain the value of the last completed conversion (or the last value written to the ADRESH:ADRESL registers).

After the A/D conversion is completed or aborted, a 2 TAD wait is required before the next acquisition can be started. After this wait, acquisition on the selected channel is automatically started.

Note:	The GO/DONE bit should NOT be set in
	the same instruction that turns on the A/D.

21.6 Use of the ECCP2 Trigger

An A/D conversion can be started by the "Special Event Trigger" of the ECCP2 module. This requires that the CCP2M3:CCP2M0 bits (CCP2CON<3:0>) be programmed as '1011' and that the A/D module is enabled (ADON bit is set). When the trigger occurs, the GO/DONE bit will be set, starting the A/D acquisition and conversion and the Timer1 (or Timer3) counter will be reset to zero. Timer1 (or Timer3) is reset to automatically repeat the A/D acquisition period with minimal software overhead (moving ADRESH/ADRESL to the desired location). The appropriate analog input channel must be selected and the minimum acquisition period is either timed by the user, or an appropriate TACQ time is <u>selected</u> before the Special Event Trigger sets the GO/DONE bit (starts a conversion).

If the A/D module is not enabled (ADON is cleared), the Special Event Trigger will be ignored by the A/D module but will still reset the Timer1 (or Timer3) counter.

FIGURE 21-3: A/D CONVERSION TAD CYCLES (ACQT2:ACQT0 = 000, TACQ = 0)





FIGURE 21-4: A/D CONVERSION TAD CYCLES (ACQT2:ACQT0 = 010, TACQ = 4 TAD)



21.7 A/D Converter Calibration

The A/D converter in the PIC18F97J60 family of devices includes a self-calibration feature which compensates for any offset generated within the module. The calibration process is automated and is initiated by setting the ADCAL bit (ADCON0<7>). The next time the GO/DONE bit is set, the module will perform a "dummy" conversion (that is, with reading none of the input channels) and store the resulting value internally to compensate for offset. Thus, subsequent offsets will be compensated.

The calibration process assumes that the device is in a relatively steady-state operating condition. If A/D calibration is used, it should be performed after each device Reset, or if there are other major changes in operating conditions.

21.8 Operation in Power-Managed Modes

The selection of the automatic acquisition time and A/D conversion clock is determined in part by the clock source and frequency while in a power-managed mode.

If the A/D is expected to operate while the device is in a power-managed mode, the ACQT2:ACQT0 and ADCS2:ADCS0 bits in ADCON2 should be updated in accordance with the power-managed mode clock that will be used. After the power-managed mode is entered (either of the power-managed Run modes), an A/D acquisition or conversion may be started. Once an acquisition or conversion is started, the device should continue to be clocked by the same power-managed mode clock source until the conversion has been completed. If desired, the device may be placed into the corresponding power-managed Idle mode during the conversion.

If the power-managed mode clock frequency is less than 1 MHz, the A/D RC clock source should be selected.

Operation in Sleep mode requires the A/D RC clock to be selected. If bits, ACQT2:ACQT0, are set to '000' and a conversion is started, the conversion will be delayed one instruction cycle to allow execution of the SLEEP instruction and entry to Sleep mode. The IDLEN and SCS bits in the OSCCON register must have already been cleared prior to starting the conversion.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page:
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	63
PIR1	PSPIF	ADIF	RC1IF	TX1IF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	65
PIE1	PSPIE	ADIE	RC1IE	TX1IE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	65
IPR1	PSPIP	ADIP	RC1IP	TX1IP	SSP1IP	CCP1IP	TMR2IP	TMR1IP	65
PIR2	OSCFIF	CMIF	ETHIF	r	BCL1IF	_	TMR3IF	CCP2IF	65
PIE2	OSCFIE	CMIE	ETHIE	r	BCL1IE	_	TMR3IE	CCP2IE	65
IPR2	OSCFIP	CMIP	ETHIP	r	BCL1IP	_	TMR3IP	CCP2IP	65
ADRESH	A/D Resul	t Register Hi	gh Byte						64
ADRESL	A/D Resul	t Register Lo	w Byte						64
ADCON0	ADCAL	—	CHS3	CHS3	CHS1	CHS0	GO/DONE	ADON	64
ADCON1	—	—	VCFG1	VCFG0	PCFG3	PCFG2	PCFG1	PCFG0	64
ADCON2	ADFM		ACQT2	ACQT1	ACQT0	ADCS2	ADCS1	ADCS0	64
CCP2CON	P2M1	P2M0	DC2B1	DC2B0	CCP2M3	CCP2M2	CCP2M1	CCP2M0	64
PORTA	RJPU		RA5	RA4	RA3	RA2	RA1	RA0	66
TRISA	_		TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	65
PORTF	RF7	RF6	RF5	RF4	RF3	RF2	RF1	RF0 ⁽¹⁾	66
TRISF	TRISF7	TRISF6	TRISF5	TRISF4	TRISF3	TRISF2	TRISF1	TRISF0 ⁽¹⁾	65
PORTH ⁽²⁾	RH7	RH6	RH5	RH4	RH3	RH2	RH1	RH0	66
TRISH ⁽²⁾	TRISH7	TRISH6	TRISH5	TRISH4	TRISH3	TRISH2	TRISH1	TRISH0	65
Logondu		montod roo	1 (-1						-

TABLE 21-2: SUMMARY OF A/D REGISTERS

Legend: — = unimplemented, read as '0', r = reserved. Shaded cells are not used for A/D conversion.

Note 1: Implemented in 100-pin devices only.

2: This register is not implemented on 64-pin devices.

NOTES:

22.0 COMPARATOR MODULE

The analog comparator module contains two comparators that can be configured in a variety of ways. The inputs can be selected from the analog inputs multiplexed with pins, RF1 through RF6, as well as the on-chip voltage reference (see Section 23.0 "Comparator Voltage Reference Module"). The digital outputs (normal or inverted) are available at the pin level and can also be read through the control register.

The CMCON register (Register 22-1) selects the comparator input and output configuration. Block diagrams of the various comparator configurations are shown in Figure 22-1.

REGISTER 22-1: CMCON: COMPARATOR CONTROL REGISTER

R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-1	R/W-1
C2OUT	C10UT	C2INV	C1INV	CIS	CM2	CM1	CM0
bit 7							bit 0
Legend:							
R = Readable		W = Writable		-	nented bit, rea		
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 7	C2OUT: Com	iparator 2 Outpi	ıt bit				
	When C2INV	• •					
	1 = C2 VIN+2						
	0 = C2 VIN+						
	When C2INV	' = 1:					
	1 = C2 VIN+ ·	< C2 VIN-					
	0 = C2 VIN+ 2	> C2 VIN-					
bit 6	C1OUT: Com	parator 1 Outpu	ut bit				
	When C1INV	<u> </u>					
	1 = C1 VIN+ 3						
	0 = C1 VIN+ ·						
	When C1INV						
	1 = C1 VIN+ · 0 = C1 VIN+ :	-					
bit 5		parator 2 Outpu	t Inversion hi	+			
bit 5	1 = C2 outpu	-		ι .			
		t not inverted					
bit 4	•	parator 1 Outpu	t Inversion bi	t			
	1 = C1 outpu	t inverted					
	0 = C1 outpu	t not inverted					
bit 3	CIS: Compar	ator Input Switc	h bit				
	When CM2:C	CMO = 110:					
		connects to RF		F			
	-	connects to RF3	-				
		connects to RF6					
bit 2-0	-	omparator Mod					
511 2-0		hows the Comp		s and the CM2	CM0 hit setting	ne	
	1 19010 22-1 8					yə.	

22.1 Comparator Configuration

There are eight modes of operation for the comparators, shown in Figure 22-1. Bits CM2:CM0 of the CMCON register are used to select these modes. The TRISF register controls the data direction of the comparator pins for each mode. If the Comparator mode is changed, the comparator output level may not be valid for the specified mode change delay shown in **Section 27.0 "Electrical Characteristics"**.

Note:	Comparator interrupts should be disabled
	during a Comparator mode change;
	otherwise, a false interrupt may occur.

FIGURE 22-1: COMPARATOR I/O OPERATING MODES Comparator Outputs Disabled Comparators Off (POR Default Value) CM2:CM0 = 000 CM2:CM0 = 111 RF6/AN11 A VIN-RF6/AN11 D VIN-Off (Read as '0') Off (Read as '0') C1 C1 VIN+ VIN+ RF5/AN10/ _D RF5/AN10/ A + **CVREF** CVREF VIN-D Vin-RF4/AN9 А RF4/AN9 C2 Off (Read as '0') C2 Off (Read as '0') VIN+ VIN+ D RF3/AN8 Α RF3/AN8 Two Independent Comparators with Outputs Two Independent Comparators CM2:CM0 = 010 CM2:CM0 = 011 VIN-Α VIN-RF6/AN11 A RF6/AN11 C1 C10UT C1 C10UT VIN+ VIN+ RF5/AN10/ A RF5/AN10/ ____ **CVREF CVREF** RF2/AN7/C1OUT* VIN-А RF4/AN9 VIN RF4/AN9 C2OUT C2 VIN+ RF3/AN8 Α C2OUT C2 VINI RF3/AN8 RF1/AN6/C2OUT* **Two Common Reference Comparators Two Common Reference Comparators with Outputs** CM2:CM0 = 100 CM2:CM0 = 101 VIN-A VIN-RF6/AN11 ____ **RF6/AN11** C10UT C10UT C1 C1 VIN+ Vin+ **RF5/AN10/** RF5/AN10/ _A **CVREF CVREF** RF2/AN7/C1OUT* VIN-A RF4/AN9 RF4/AN9 А Vin-C2 C2OUT VINI D RF3/AN8 RF3/AN8 C2 C2OUT D VIN+ RF1/AN6/C2OUT* One Independent Comparator with Output Four Inputs Multiplexed to Two Comparators CM2:CM0 = 001 CM2:CM0 = 110 RF6/AN11 Α RF6/AN11 A VIN-CIS = 0VIN-RF5/AN10/ C1 C10UT CIS = 1VIN+ C10UT RF5/AN10/ ____ C1 VIN+ **CVREF CVREF** RF2/AN7/C1OUT* RF4/AN9 **CIS =** 0 VIN-**CIS =** 1 RF3/AN8 C2OUT VIN+ C2 D VIN-RF4/AN9 Off (Read as '0') C2 VIN+ D RF3/AN8 CVREF From VREF module D = Digital Input CIS (CMCON<3>) is the Comparator Input Switch A = Analog Input, port reads zeros always * Setting the TRISF<2:1> bits will disable the comparator outputs by configuring the pins as inputs.

22.2 Comparator Operation

A single comparator is shown in Figure 22-2, along with the relationship between the analog input levels and the digital output. When the analog input at VIN+ is less than the analog input VIN-, the output of the comparator is a digital low level. When the analog input at VIN+ is greater than the analog input VIN-, the output of the comparator is a digital high level. The shaded areas of the output of the comparator in Figure 22-2 represent the uncertainty due to input offsets and response time.

22.3 Comparator Reference

Depending on the comparator operating mode, either an external or internal voltage reference may be used. The analog signal present at VIN- is compared to the signal at VIN+ and the digital output of the comparator is adjusted accordingly (Figure 22-2).




FIGURE 22-2: SINGLE COMPARATOR

22.3.1 EXTERNAL REFERENCE SIGNAL

When external voltage references are used, the comparator module can be configured to have the comparators operate from the same or different reference sources. However, threshold detector applications may require the same reference. The reference signal must be between Vss and VDD and can be applied to either pin of the comparator(s).

22.3.2 INTERNAL REFERENCE SIGNAL

The comparator module also allows the selection of an internally generated voltage reference from the comparator voltage reference module. This module is described in more detail in **Section 23.0 "Comparator Voltage Reference Module"**.

The internal reference is only available in the mode where four inputs are multiplexed to two comparators (CM2:CM0 = 110). In this mode, the internal voltage reference is applied to the VIN+ pin of both comparators.

22.4 Comparator Response Time

Response time is the minimum time, after selecting a new reference voltage or input source, before the comparator output has a valid level. If the internal reference is changed, the maximum delay of the internal voltage reference must be considered when using the comparator outputs. Otherwise, the maximum delay of the comparators should be used (see Section 27.0 "Electrical Characteristics").

22.5 Comparator Outputs


The comparator outputs are read through the CMCON register. These bits are read-only. The comparator outputs may also be directly output to the RF1 and RF2 I/O pins. When enabled, multiplexors in the output path of the RF1 and RF2 pins will switch and the output of each pin will be the unsynchronized output of the comparator. The uncertainty of each of the comparators is related to the input offset voltage and the response time given in the specifications. Figure 22-3 shows the comparator output block diagram.

The TRISF bits will still function as an output enable/ disable for the RF1 and RF2 pins while in this mode.

The polarity of the comparator outputs can be changed using the C2INV and C1INV bits (CMCON<5:4>).

- Note 1: When reading the PORT register, all pins configured as analog inputs will read as '0'. Pins configured as digital inputs will convert an analog input according to the Schmitt Trigger input specification.
 - Analog levels on any pin defined as a digital input may cause the input buffer to consume more current than is specified.

FIGURE 22-3: COMPARATOR OUTPUT BLOCK DIAGRAM



22.6 Comparator Interrupts

The comparator interrupt flag is set whenever there is a change in the output value of either comparator. Software will need to maintain information about the status of the output bits, as read from CMCON<7:6>, to determine the actual change that occurred. The CMIF bit (PIR2<6>) is the Comparator Interrupt Flag. The CMIF bit must be reset by clearing it. Since it is also possible to write a '1' to this register, a simulated interrupt may be initiated.

Both the CMIE bit (PIE2<6>) and the PEIE bit (INTCON<6>) must be set to enable the interrupt. In addition, the GIE bit (INTCON<7>) must also be set. If any of these bits are clear, the interrupt is not enabled, though the CMIF bit will still be set if an interrupt condition occurs.

Note:	If a change in the CMCON register									
	(C1OUT or C2OUT) should occur when a									
	read operation is being executed (start of									
	the Q2 cycle), then the CMIF (PIR2									
	register) interrupt flag may not get set.									

The user, in the Interrupt Service Routine, can clear the interrupt in the following manner:

- a) Any read or write of CMCON will end the mismatch condition.
- b) Clear flag bit, CMIF.

A mismatch condition will continue to set flag bit, CMIF. Reading CMCON will end the mismatch condition and allow flag bit, CMIF, to be cleared.

22.7 Comparator Operation During Sleep

When a comparator is active and the device is placed in Sleep mode, the comparator remains active and the interrupt is functional, if enabled. This interrupt will wake-up the device from Sleep mode, when enabled. Each operational comparator will consume additional current, as shown in the comparator specifications. To minimize power consumption while in Sleep mode, turn off the comparators (CM2:CM0 = 111) before entering Sleep. If the device wakes up from Sleep, the contents of the CMCON register are not affected.

22.8 Effects of a Reset

A device Reset forces the CMCON register to its Reset state, causing the comparator modules to be turned off (CM2:CM0 = 111). However, the input pins (RF3 through RF6) are configured as analog inputs by default on device Reset. The I/O configuration for these pins is determined by the setting of the PCFG3:PCFG0 bits (ADCON1<3:0>). Therefore, device current is minimized when analog inputs are present at Reset time.

22.9 Analog Input Connection Considerations

A simplified circuit for an analog input is shown in Figure 22-4. Since the analog pins are connected to a digital output, they have reverse biased diodes to VDD and Vss. The analog input, therefore, must be between Vss and VDD. If the input voltage deviates from this

range by more than 0.6V in either direction, one of the diodes is forward biased and a latch-up condition may occur. A maximum source impedance of 10 k Ω is recommended for the analog sources. Any external component connected to an analog input pin, such as a capacitor or a Zener diode, should have very little leakage current.






TABLE 22-1: REGISTERS AS	SOCIATED WITH COMPARATOR MODULE
--------------------------	---------------------------------

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page:
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	63
PIR2	OSCFIF	CMIF	ETHIF	r	BCL1IF	—	TMR3IF	CCP2IF	65
PIE2	OSCFIE	CMIE	ETHIE	r	BCL1IE	—	TMR3IE	CCP2IE	65
IPR2	OSCFIP	CMIP	ETHIP	r	BCL1IP	—	TMR3IP	CCP2IP	65
CMCON	C2OUT	C10UT	C2INV	C1INV	CIS	CM2	CM1	CM0	64
CVRCON	CVREN	CVROE	CVRR	CVRSS	CVR3	CVR2	CVR1	CVR0	64
PORTF	RF7	RF6	RF5	RF4	RF3	RF2	RF1	RF0	66
TRISF	TRISF7	TRISF6	TRISF5	TRISF4	TRISF3	TRISF2	TRISF1	TRISF0	65

Legend: — = unimplemented, read as '0', r = reserved. Shaded cells are not used by the comparator module.

NOTES:

23.0 COMPARATOR VOLTAGE REFERENCE MODULE

The comparator voltage reference is a 16-tap resistor ladder network that provides a selectable reference voltage. Although its primary purpose is to provide a reference for the analog comparators, it may also be used independently of them.

A block diagram of the module is shown in Figure 23-1. The resistor ladder is segmented to provide two ranges of CVREF values and has a power-down function to conserve power when the reference is not being used. The module's supply reference can be provided from either device VDD/VSS or an external voltage reference.

23.1 Configuring the Comparator Voltage Reference

The voltage reference module is controlled through the CVRCON register (Register 23-1). The comparator voltage reference provides two ranges of output voltage, each with 16 distinct levels. The range to be used

is selected by the CVRR bit (CVRCON<5>). The primary difference between the ranges is the size of the steps selected by the CVREF selection bits (CVR3:CVR0), with one range offering finer resolution. The equations used to calculate the output of the comparator voltage reference are as follows:

<u>If CVRR = 1:</u> CVREF = ((CVR3:CVR0)/24) x (CVRSRC) <u>If CVRR = 0:</u> CVREF = (CVRSRC/4) + ((CVR3:CVR0)/32) x (CVRSRC)

The comparator reference supply voltage can come from either VDD and VSS, or the external VREF+ and VREF- that are multiplexed with RA2 and RA3. The voltage source is selected by the CVRSS bit (CVRCON<4>).

The settling time of the comparator voltage reference must be considered when changing the CVREF output (see Table 27-3 in **Section 27.0 "Electrical Characteristics"**).

REGISTER 23-1: CVRCON: COMPARATOR VOLTAGE REFERENCE CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CVREN	CVROE ⁽¹⁾	CVRR	CVRSS	CVR3	CVR2	CVR1	CVR0
bit 7		•	•				bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 7	CVREN: Com	parator Voltag	e Reference E	Enable bit			
	1 = CVREF ci	rcuit powered o	on				
	0 = CVREF ci	rcuit powered of	down				
bit 6	CVROE: Com	parator VREF (Output Enable	e bit ⁽¹⁾			
				the RF5/AN10			
	0 = CVREF vc	oltage is discor	nected from t	he RF5/AN10/	CVREF pin		
bit 5		arator VREF Ra	•				
				step size (low r	0,		
				•	size (high rang	e)	
bit 4		parator VREF S					
	•			RC = (VREF+) -	. ,		
	•		•	RC = VDD - VSS			
bit 3-0			REF Value Se	lection bits ($0 \leq$	(CVR3:CVR0)	≤ 15)	
	When CVRR	<u>= 1:</u> 'R3:CVR0)/24)					
	When CVRR		• (CVRSRC)				
		<u>- ∪.</u> RSRC/4) + ((CV	R3:CVR0)/32) ● (CVRSRC)			
	01121 (011			, (011010)			

Note 1: CVROE overrides the TRISF<5> bit setting.




FIGURE 23-1: COMPARATOR VOLTAGE REFERENCE BLOCK DIAGRAM

23.2 Comparator Voltage Reference Accuracy/Error

The full range of voltage reference cannot be realized due to the construction of the module. The transistors on the top and bottom of the resistor ladder network (Figure 23-1) keep CVREF from approaching the reference source rails. The voltage reference is derived from the reference source; therefore, the CVREF output changes with fluctuations in that source. The tested absolute accuracy of the voltage reference can be found in **Section 27.0 "Electrical Characteristics"**.

23.3 Operation During Sleep

When the device wakes up from Sleep through an interrupt, or a Watchdog Timer time-out, the contents of the CVRCON register are not affected. To minimize current consumption in Sleep mode, the voltage reference should be disabled.

23.4 Effects of a Reset

A device Reset disables the voltage reference by clearing bit, CVREN (CVRCON<7>). This Reset also disconnects the reference from the RA2 pin by clearing bit, CVROE (CVRCON<6>), and selects the high-voltage range by clearing bit, CVRR (CVRCON<5>). The CVR value select bits are also cleared.

23.5 Connection Considerations

The voltage reference module operates independently of the comparator module. The output of the reference generator may be connected to the RF5 pin if the CVROE bit is set. Enabling the voltage reference output onto RA2 when it is configured as a digital input will increase current consumption. Connecting RF5 as a digital output with CVRSS enabled will also increase current consumption.

The RF5 pin can be used as a simple D/A output with limited drive capability. Due to the limited current drive capability, a buffer must be used on the voltage reference output for external connections to VREF. Figure 23-2 shows an example buffering technique.

FIGURE 23-2: COMPARATOR VOLTAGE REFERENCE OUTPUT BUFFER EXAMPLE




TABLE 23-1: REGISTERS ASSOCIATED WITH COMPARATOR VOLTAGE REFERENCE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page:
CVRCON	CVREN	CVROE	CVRR	CVRSS	CVR3	CVR2	CVR1	CVR0	64
CMCON	C2OUT	C10UT	C2INV	C1INV	CIS	CM2	CM1	CM0	64
TRISF	TRISF7	TRISF6	TRISF5	TRISF4	TRISF3	TRISF2	TRISF1	TRISF0	65

Legend: — = unimplemented, read as '0'. Shaded cells are not used with the comparator voltage reference module.

NOTES:

24.0 SPECIAL FEATURES OF THE CPU

PIC18F97J60 family devices include several features intended to maximize reliability and minimize cost through elimination of external components. These are:

- · Oscillator Selection
- Resets:
 - Power-on Reset (POR)
 - Power-up Timer (PWRT)
 - Oscillator Start-up Timer (OST)
- Brown-out Reset (BOR)
- Interrupts
- Watchdog Timer (WDT)
- · Fail-Safe Clock Monitor
- Two-Speed Start-up
- Code Protection
- In-Circuit Serial Programming

The oscillator can be configured for the application depending on frequency, power, accuracy and cost. All of the options are discussed in detail in **Section 2.0 "Oscillator Configurations"**.

A complete discussion of device Resets and interrupts is available in previous sections of this data sheet.

In addition to their Power-up and Oscillator Start-up Timers provided for Resets, the PIC18F97J60 family of devices has a configurable Watchdog Timer which is controlled in software.

The inclusion of an internal RC oscillator also provides the additional benefits of a Fail-Safe Clock Monitor (FSCM) and Two-Speed Start-up. FSCM provides for background monitoring of the peripheral clock and automatic switchover in the event of its failure. Two-Speed Start-up enables code to be executed almost immediately on start-up while the primary clock source completes its start-up delays.

All of these features are enabled and configured by setting the appropriate Configuration register bits.

24.1 Configuration Bits

The Configuration bits can be programmed (read as '0') or left unprogrammed (read as '1') to select various device configurations. These bits are mapped starting at program memory location 300000h. A complete list is shown in Table 24-1. A detailed explanation of the various bit functions is provided in Register 24-1 through Register 24-8.

24.1.1 CONSIDERATIONS FOR CONFIGURING THE PIC18F97J60 FAMILY DEVICES

Devices of the PIC18F97J60 family do not use persistent memory registers to store configuration information. The configuration bytes are implemented as volatile memory which means that configuration data must be programmed each time the device is powered up.

Configuration data is stored in the four words at the top of the on-chip program memory space, known as the Flash Configuration Words, which are located in the program memory space as shown in Table 5-1. The Configuration Words are stored in the same order shown in Table 24-1, with CONFIG1L at the lowest address and CONFIG3H at the highest. The data is automatically loaded in the proper Configuration registers during device power-up.

When creating applications for these devices, users should always specifically allocate the location of the Flash Configuration Word for configuration data. This is to make certain that program code is not stored in this address when the code is compiled.

The volatile memory cells used for the Configuration bits always reset to '1' on Power-on Resets. For all other types of Reset events, the previously programmed values are maintained and used without reloading from program memory.

The four Most Significant bits of CONFIG1H, CONFIG2H and CONFIG3H in program memory should also be '1111'. This makes these Configuration Words appear to be NOP instructions in the remote event that their locations are ever executed by accident. Since Configuration bits are not implemented in the corresponding locations, writing '1's to these locations has no effect on device operation.

To prevent inadvertent configuration changes during code execution, all programmable Configuration bits are write-once. After a bit is initially programmed during a power cycle, it cannot be written to again. Changing a device configuration requires that power to the device be cycled.

TABLE 24-1: CONFIGURATION BITS AND DEVICE IDs

File	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default/ Unprogrammed Value ⁽¹⁾
300000h	CONFIG1L	DEBUG	XINST	STVREN		_		_	WDTEN	1101
300001h	CONFIG1H	(2)	(2)	(2)	(2)	(3)	CP0	_	_	01
300002h	CONFIG2L	IESO	FCMEN	_	_	_	FOSC2	FOSC1	FOSC0	11111
300003h	CONFIG2H	(2)	(2)	(2)	(2)	WDTPS3	WDTPS2	WDTPS1	WDTPS0	1111
300004h	CONFIG3L	WAIT ⁽⁴⁾	BW ⁽⁴⁾	EMB1 ⁽⁴⁾	EMB0 ⁽⁴⁾	EASHFT ⁽⁴⁾	_	—	_	1111 1
300005h	CONFIG3H	(2)	(2)	(2)	(2)	_	ETHLED	ECCPMX ⁽⁵⁾	CCP2MX ⁽⁵⁾	111
3FFFFEh	DEVID1	DEV2	DEV1	DEV0	REV4	REV3	REV2	REV1	REV0	_{XXXX} _{XXXX} (6)
3FFFFFh	DEVID2	DEV10	DEV9	DEV8	DEV7	DEV6	DEV5	DEV4	DEV3	xxxx xxxx ⁽⁶⁾

 $\label{eq:logend: Legend: Legend: Legend: u = unchanged, - = unimplemented. Shaded cells are unimplemented, read as '0'.$

Note 1: Values reflect the unprogrammed state as received from the factory and following Power-on Resets. In all other Reset states, the configuration bytes maintain their previously programmed states.

2: The value of these bits in program memory should always be '1'. This ensures that the location is executed as a NOP if it is accidentally executed.

3: This bit should always be maintained as '0'.

4: Implemented on 100-pin devices only.

5: Implemented on 80-pin and 100-pin devices only.

6: See Register 24-7 and Register 24-8 for DEVID values. These registers are read-only and cannot be programmed by the user.

REGISTER 24-1: CONFIG1L: CONFIGURATION REGISTER 1 LOW (BYTE ADDRESS 300000h)

					,		,	
R/WO-1	R/WO-1	R/WO-0	U-0	U-0	U-0	U-0	R/WO-1	
DEBUG	XINST	STVREN	_	_	—	—	WDTEN	
bit 7							bit 0	
Legend:								
R = Readable	e bit	WO = Write-C	nce bit	U = Unimplem	nented bit, read	l as '0'		
-n = Value wh	ien device is ur	programmed		'1' = Bit is set		'0' = Bit is clea	ared	
bit 7	DEBUG: Bac	kground Debug	ger Enable bit					
	1 = Backgrou	ind debugger d	isabled; RB6 a	and RB7 config	ured as genera	ll purpose I/O p	ins	
	0 = Backgrou	ind debugger e	nabled; RB6 a	nd RB7 are de	dicated to In-Ci	ircuit Debug		
bit 6	XINST: Exten	ded Instruction	Set Enable bit	:				
				Addressing mo				
				Addressing mo	de disabled (Le	egacy mode)		
bit 5	••••••••	ck Overflow/Ur						
	1 = Reset on stack overflow/underflow enabled							
		stack overflow		abled				
bit 4-1	Unimplemented: Read as '0'							
bit 0	WDTEN: Watchdog Timer Enable bit							
	1 = WDT enabled							
	0 = WDT disabled (control is placed on SWDTEN bit)							

REGISTER 24-2: CONFIG1H: CONFIGURATION REGISTER 1 HIGH (BYTE ADDRESS 300001h)

U-0	U-0	U-0	U-0	U-0 ⁽¹⁾	R/WO-1	U-0	U-0
(2)	(2)	(2)	(2)	—	CP0	—	—
bit 7							bit 0

Legend:			
R = Readable bit	WO = Write-Once bit	U = Unimplemented b	pit, read as '0'
-n = Value when device is	unprogrammed	'1' = Bit is set	'0' = Bit is cleared

bit 7-3 Unimplemented: Read as '0'

bit 2 CP0: Code Protection bit

1 = Program memory is not code-protected

- 0 = Program memory is code-protected
- bit 1-0 Unimplemented: Read as '0'

Note 1: This bit should always be maintained as '0'.

2: The value of these bits in program memory should always be '1'. This ensures that the location is executed as a NOP if it is accidentally executed.

REGISTER 24-3: CONFIG2L: CONFIGURATION REGISTER 2 LOW (BYTE ADDRESS 300002h)

					•		
R/WO-1	R/WO-1	U-0	U-0	U-0	R/WO-1	R/WO-1	R/WO-1
IESO	FCMEN		—	_	FOSC2	FOSC1	FOSC0
bit 7						·	bit 0
Legend:							
R = Readat	ole bit	WO = Write-C	nce bit	U = Unimplem	nented bit, read	d as '0'	
-n = Value v	when device is ur	nprogrammed		'1' = Bit is set		'0' = Bit is clea	ared
bit 7	IESO: Two-Sp	beed Start-up (I	nternal/Externation	al Oscillator Sw	vitchover) Cont	rol bit	
		ed Start-up enal					
	•	ed Start-up disa					
bit 6		Safe Clock Mo		t			
		Clock Monitor (Clock Monitor (
bit 5-3							
	-	ted: Read as '(-			
bit 2		ult/Reset Syste					
	1 = Clock selected by FOSC1:FOSC0 as system clock is enabled when OSCCON<1:0> = 00 0 = INTRC enabled as system clock when OSCCON<1:0> = 00						
bit 1-0	FOSC1:FOSC0: Oscillator Selection bits						
	11 = EC oscillator, PLL enabled and under software control, CLKO function on OSC2 10 = EC oscillator, CLKO function on OSC2						
	 01 = HS oscillator, PLL enabled and under software control 00 = HS oscillator 						

REGISTER 24-4: CONFIG2H: CONFIGURATION REGISTER 2 HIGH (BYTE ADDRESS 300003h)

					-			
U-0	U-0	U-0	U-0	R/WO-1	R/WO-1	R/WO-1	R/WO-1	
(1)	(1)	(1)	(1)	WDTPS3	WDTPS2	WDTPS1	WDTPS0	
bit 7							bit C	
Legend:								
R = Readab	ole bit	WO = Write-O	nce bit	U = Unimplem	nented bit, read	l as '0'		
-n = Value v	when device is ur	nprogrammed		'1' = Bit is set		'0' = Bit is clea	ared	
bit 7-4	Unimplemen	ted: Read as '0	3					
bit 3-0	WDTPS3:WD	TPS0: Watchdo	og Timer Post	scale Select bits	S			
	1111 = 1:32 ,	768						
	1110 = 1:16,							
	1101 = 1:8,19							
	1100 = 1:4,09							
	1011 = 1:2,04 1010 = 1:1,02							
	1001 = 1:512							
	1000 = 1:256	;						
	0111 = 1:128	3						
	0110 = 1:64							
	0101 = 1:32							
	0100 = 1:16 0011 = 1:8							
	0011 = 1:8							
	0001 = 1:2 0000 = 1:1							

Note 1: The value of these bits in program memory should always be '1'. This ensures that the location is executed as a NOP if it is accidentally executed.

REGISTER 24-5: CONFIG3L: CONFIGURATION REGISTER 3 LOW (BYTE ADDRESS 300004h)

					``		,
R/WO-1	R/WO-1	R/WO-1	R/WO-1	R/WO-1	U-0	U-0	U-0
WAIT ⁽¹⁾	BW ⁽¹⁾	EMB1 ⁽¹⁾	EMB0 ⁽¹⁾	EASHFT ⁽¹⁾	_		_
bit 7	-			· · ·		· · ·	bit 0
Legend:							
R = Readable	e bit	WO = Write-C	nce bit	U = Unimpleme	ented bit, read	l as '0'	
-n = Value wh	nen device is ur	nprogrammed		'1' = Bit is set		'0' = Bit is clea	red
bit 7	WAIT: Externa	al Bus Wait En	able bit ⁽¹⁾				
				memory bus disa			
				memory bus ena	bled and sele	cted by MEMCO	ON<5:4>
bit 6	BW: Data Bu	s Width Select	bit ⁽¹⁾				
		ata Width mode					
		a Width mode					
bit 5-4	EMB1:EMB0	: External Mem	ory Bus Confi	guration bits ⁽¹⁾			
		ontroller mode,					
				Bit Addressing mo			
	 01 = Extended Microcontroller mode, 16-Bit Addressing mode 00 = Extended Microcontroller mode, 20-Bit Addressing mode 						
bit 3	EASHFT: External Address Bus Shift Enable bit ⁽¹⁾						
Sit O	1 = Address shifting enabled; address on external bus is offset to start at 000000h						
	0 = Address shifting disabled; address on external bus reflects the PC value						
bit 2-0	-						

Note 1: Implemented on 100-pin devices only.

REGISTER 24-6: CONFIG3H: CONFIGURATION REGISTER 3 HIGH (BYTE ADDRESS 300005h)

					•		,
U-0	U-0	U-0	U-0	U-0	R/WO-1	R/WO-1	R/WO-1
(1)	(1)	(1)	(1)	_	ETHLED	ECCPMX ⁽²⁾	CCP2MX ⁽²⁾
oit 7		·					bit (
Legend:							
R = Read	able bit	WO = Write-C	nce bit	U = Unimplem	nented bit, read	d as '0'	
-n = Value	e when device is	unprogrammed		'1' = Bit is set		'0' = Bit is clea	ared
bit 7-3	Unimpleme	ented: Read as ')'				
bit 2	ETHLED: E	thernet LED Ena	ble bit				
	1 = RA0/R/	A1 are multiplexe	d with LEDA/L	EDB when the	Ethernet modu	ule is enabled a	nd function as
		en the Ethernet is					
	0 = RA0/RA	A1 function as I/C	regardless of	Ethernet modu	ile status		
bit 1	ECCPMX: E	ECCP MUX bit ⁽²⁾					
	1 = ECCP1	outputs (P1B/P1	C) are multiple	exed with RE6	and RE5;		
		8 outputs (P3B/P3					
		outputs (P1B/P1					
		3 outputs (P3B/P3	<i>,</i> .	exed with RH5	and RH4		
bit 0	CCP2MX: E	ECCP2 MUX bit ⁽²)				
		1 = ECCP2/P2A is multiplexed with RC1					
	0 = ECCP2/P2A is multiplexed with RE7 in Microcontroller mode (80-pin and 100-pin devices)						evices)
	or with	RB3 in Extended	Microcontrolle	er mode (100-pi	in devices only	')	
Note 1:	The value of these bits in program memory should always be '1'. This ensures that the location is						
		executed as a NOP if it is accidentally executed.					

2: Implemented on 80-pin and 100-pin devices only.

REGISTER 24-7: DEVID1: DEVICE ID REGISTER 1 FOR PIC18F97J60 FAMILY DEVICES

R	R	R	R	R	R	R	R
DEV2	DEV1	DEV0	REV4	REV3	REV2	REV1	REV0
bit 7							bit 0
Legend:							

0			
R = Read-only bit	P = Programmable bit	U = Unimplemented bit, read as '0'	
-n = Value when device	is unprogrammed	u = Unchanged from programmed state	

bit 7-5	DEV2:DEV0: Device ID bits
	See Register 24-8 for a complete listing.
bit 4-0	REV4:REV0: Revision ID bits
	These bits are used to indicate the device revision.

REGISTER 24-8: DEVID2: DEVICE ID REGISTER 2 FOR PIC18F97J60 FAMILY DEVICES

R	R	R	R	R	R	R	R
DEV10	DEV9	DEV8	DEV7	DEV6	DEV5	DEV4	DEV3
bit 7							bit 0

Legend:

R = Read-only bit	P = Programmable bit	U = Unimplemented bit, read as '0'
-n = Value when device is u	nprogrammed	u = Unchanged from programmed state

bit 7-0 **DEV10:DEV3:** Device ID bits:

DEV10:DEV3 (DEVID2<7:0>)	DEV2:DEV0 (DEVID1<7:5>)	Device		
0001 1000	000	PIC18F66J60		
0001 1111	000	PIC18F66J65		
0001 1111	001	PIC18F67J60		
0001 1000	001	PIC18F86J60		
0001 1111	010	PIC18F86J65		
0001 1111	011	PIC18F87J60		
0001 1000	010	PIC18F96J60		
0001 1111	100	PIC18F96J65		
0001 1111	101	PIC18F97J60		

24.2 Watchdog Timer (WDT)


For PIC18F97J60 family devices, the WDT is driven by the INTRC oscillator. When the WDT is enabled, the clock source is also enabled. The nominal WDT period is 4 ms and has the same stability as the INTRC oscillator.

The 4 ms period of the WDT is multiplied by a 16-bit postscaler. Any output of the WDT postscaler is selected by a multiplexor, controlled by the WDTPS bits in Configuration Register 2H. Available periods range from 4 ms to 131.072 seconds (2.18 minutes). The WDT and postscaler are cleared whenever a SLEEP or CLRWDT instruction is executed, or a clock failure (primary or Timer1 oscillator) has occurred.

- Note 1: The CLRWDT and SLEEP instructions clear the WDT and postscaler counts when executed.
 - 2: When a CLRWDT instruction is executed, the postscaler count will be cleared.

24.2.1 CONTROL REGISTER

The WDTCON register (Register 24-9) is a readable and writable register. The SWDTEN bit enables or disables WDT operation. This allows software to override the WDTEN Configuration bit and enable the WDT only if it has been disabled by the Configuration bit.



REGISTER 24-9: WDTCON: WATCHDOG TIMER CONTROL REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
_	—	—	—	—	—	—	SWDTEN ⁽¹⁾
bit 7 bit 0							

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-1 Unimplemented: Read as '0'

bit 0 SWDTEN: Software Controlled Watchdog Timer Enable bit⁽¹⁾

- 1 = Watchdog Timer is on
- 0 = Watchdog Timer is off

Note 1: This bit has no effect if the Configuration bit, WDTEN, is enabled.

TABLE 24-2: SUMMARY OF WATCHDOG TIMER REGISTERS

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page:
RCON	IPEN		CM	RI	TO	PD	POR	BOR	64
WDTCON	—					_		SWDTEN	64

Legend: — = unimplemented, read as '0'. Shaded cells are not used by the Watchdog Timer.

24.3 On-Chip Voltage Regulator

All of the PIC18F97J60 family devices power their core digital logic at a nominal 2.5V. This may create an issue for designs that are required to operate at a higher typical voltage, such as 3.3V. To simplify system design, all devices in the PIC18F97J60 family incorporate an on-chip regulator that allows the device to run its core logic from VDD.

The regulator is controlled by the ENVREG pin. Tying VDD to the pin enables the regulator, which in turn, provides power to the core from the other VDD pins. When the regulator is enabled, a low-ESR filter capacitor must be connected to the VDDCORE/VCAP pin (Figure 24-2). This helps to maintain the stability of the regulator. The recommended value for the filter capacitor is provided in Section 27.3 "DC Characteristics: PIC18F97J60 Family (Industrial)".

If ENVREG is tied to Vss, the regulator is disabled. In this case, separate power for the core logic, at a nominal 2.5V, must be supplied to the device on the VDDCORE/VCAP pin to run the I/O pins at higher voltage levels, typically 3.3V. Alternatively, the VDDCORE/VCAP and VDD pins can be tied together to operate at a lower nominal voltage. Refer to Figure 24-2 for possible configurations.

24.3.1 ON-CHIP REGULATOR AND BOR


When the on-chip regulator is enabled, PIC18F97J60 family devices also have a simple brown-out capability. If the voltage supplied to the regulator is inadequate to maintain a regulated level, the regulator Reset circuitry will generate a Brown-out Reset. This event is captured by the BOR flag bit (RCON<0>).

The operation of the BOR is described in more detail in Section 4.4 "Brown-out Reset (BOR)" and Section 4.4.1 "Detecting BOR". The Brown-out Reset voltage levels are specific in Section 27.1 "DC Characteristics: Supply Voltage".

24.3.2 POWER-UP REQUIREMENTS

The on-chip regulator is designed to meet the power-up requirements for the device. If the application does not use the regulator, then strict power-up conditions must be adhered to. While powering up, VDDCORE must never exceed VDD by 0.3 volts.

FIGURE 24-2: CONNECTIONS FOR THE ON-CHIP REGULATOR



24.4 Two-Speed Start-up

The Two-Speed Start-up feature helps to minimize the latency period, from oscillator start-up to code execution, by allowing the microcontroller to use the INTRC oscillator as a clock source until the primary clock source is available. It is enabled by setting the IESO Configuration bit.

Two-Speed Start-up should be enabled only if the primary oscillator mode is HS or HSPLL (Crystal-Based) modes. Since the EC and ECPLL modes do not require an Oscillator Start-up Timer delay, Two-Speed Start-up should be disabled.

When enabled, Resets and wake-ups from Sleep mode cause the device to configure itself to run from the internal oscillator block as the clock source, following the time-out of the Power-up Timer after a Power-on Reset is enabled. This allows almost immediate code execution while the primary oscillator starts and the OST is running. Once the OST times out, the device automatically switches to PRI_RUN mode. In all other power-managed modes, Two-Speed Start-up is not used. The device will be clocked by the currently selected clock source until the primary clock source becomes available. The setting of the IESO bit is ignored.

24.4.1 SPECIAL CONSIDERATIONS FOR USING TWO-SPEED START-UP

While using the INTRC oscillator in Two-Speed Start-up, the device still obeys the normal command sequences for entering power-managed modes, including serial SLEEP instructions (refer to **Section 3.1.4 "Multiple Sleep Commands"**). In practice, this means that user code can change the SCS1:SCS0 bit settings, or issue SLEEP instructions, before the OST times out. This would allow an application to briefly wake-up, perform routine "housekeeping" tasks and return to Sleep before the device starts to operate from the primary oscillator.

User code can also check if the primary clock source is currently providing the device clocking by checking the status of the OSTS bit (OSCCON<3>). If the bit is set, the primary oscillator is providing the clock. Otherwise, the internal oscillator block is providing the clock during wake-up from Reset or Sleep mode.





FIGURE 24-3: TIMING TRANSITION FOR TWO-SPEED START-UP (INTRC TO HSPLL)

24.5 Fail-Safe Clock Monitor

The Fail-Safe Clock Monitor (FSCM) allows the microcontroller to continue operation in the event of an external oscillator failure by automatically switching the device clock to the internal oscillator block. The FSCM function is enabled by setting the FCMEN Configuration bit.

When FSCM is enabled, the INTRC oscillator runs at all times to monitor clocks to peripherals and provide a backup clock in the event of a clock failure. Clock monitoring (shown in Figure 24-4) is accomplished by creating a sample clock signal which is the INTRC output divided by 64. This allows ample time between FSCM sample clocks for a peripheral clock edge to occur. The peripheral device clock and the sample clock are presented as inputs to the Clock Monitor latch (CM). The CM is set on the falling edge of the device clock source but cleared on the rising edge of the sample clock.





Clock failure is tested for on the falling edge of the sample clock. If a sample clock falling edge occurs while CM is still set, a clock failure has been detected (Figure 24-5). This causes the following:

- the FSCM generates an oscillator fail interrupt by setting bit, OSCFIF (PIR2<7>);
- the device clock source is switched to the internal oscillator block (OSCCON is not updated to show the current clock source – this is the fail-safe condition); and
- the WDT is reset.

During switchover, the postscaler frequency from the internal oscillator block may not be sufficiently stable for timing sensitive applications. In these cases, it may be desirable to select another clock configuration and enter an alternate power-managed mode. This can be done to attempt a partial recovery or execute a controlled shutdown. See Section 3.1.4 "Multiple Sleep Commands" and Section 24.4.1 "Special Considerations for Using Two-Speed Start-up" for more details.

The FSCM will detect failures of the primary or secondary clock sources only. If the internal oscillator block fails, no failure would be detected, nor would any action be possible.

24.5.1 FSCM AND THE WATCHDOG TIMER

Both the FSCM and the WDT are clocked by the INTRC oscillator. Since the WDT operates with a separate divider and counter, disabling the WDT has no effect on the operation of the INTRC oscillator when the FSCM is enabled.


As already noted, the clock source is switched to the INTRC clock when a clock failure is detected. This may mean a substantial change in the speed of code execution. If the WDT is enabled with a small prescale value, a decrease in clock speed allows a WDT time-out to occur and a subsequent device Reset. For this reason, Fail-Safe Clock events also reset the WDT and postscaler, allowing it to start timing from when execution speed was changed and decreasing the likelihood of an erroneous time-out.

24.5.2 EXITING FAIL-SAFE OPERATION

The fail-safe condition is terminated by either a device Reset or by entering a power-managed mode. On Reset, the controller starts the primary clock source specified in Configuration Register 2H (with any required start-up delays that are required for the oscillator mode, such as OST or PLL timer). The INTRC oscillator provides the device clock until the primary clock source becomes ready (similar to a Two-Speed Start-up). The clock source is then switched to the primary clock (indicated by the OSTS bit in the OSCCON register becoming set). The Fail-Safe Clock Monitor then resumes monitoring the peripheral clock.

The primary clock source may never become ready during start-up. In this case, operation is clocked by the INTRC oscillator. The OSCCON register will remain in its Reset state until a power-managed mode is entered.





24.5.3 FSCM INTERRUPTS IN POWER-MANAGED MODES

By entering a power-managed mode, the clock multiplexor selects the clock source selected by the OSCCON register. Fail-Safe Monitoring of the power-managed clock source resumes in the power-managed mode.

If an oscillator failure occurs during power-managed operation, the subsequent events depend on whether or not the oscillator failure interrupt is enabled. If enabled (OSCFIF = 1), code execution will be clocked by the INTRC multiplexor. An automatic transition back to the failed clock source will not occur.

If the interrupt is disabled, subsequent interrupts while in Idle mode will cause the CPU to begin executing instructions while being clocked by the INTRC source.

24.5.4 POR OR WAKE-UP FROM SLEEP

The FSCM is designed to detect oscillator failure at any point after the device has exited Power-on Reset (POR) or low-power Sleep mode. When the primary device clock is either EC or INTRC, monitoring can begin immediately following these events. For HS or HSPLL modes, the situation is somewhat different. Since the oscillator may require a start-up time considerably longer than the FSCM sample clock time, a false clock failure may be detected. To prevent this, the internal oscillator block is automatically configured as the device clock and functions until the primary clock is stable (the OST and PLL timers have timed out). This is identical to Two-Speed Start-up mode. Once the primary clock is stable, the INTRC returns to its role as the FSCM source.

Note: The same logic that prevents false oscillator failure interrupts on POR, or wake from Sleep, will also prevent the detection of the oscillator's failure to start at all following these events. This can be avoided by monitoring the OSTS bit and using a timing routine to determine if the oscillator is taking too long to start. Even so, no oscillator failure interrupt will be flagged.

As noted in Section 24.4.1 "Special Considerations for Using Two-Speed Start-up", it is also possible to select another clock configuration and enter an alternate power-managed mode while waiting for the primary clock to become stable. When the new power-managed mode is selected, the primary clock is disabled.

24.6 Program Verification and Code Protection

For all devices in the PIC18F97J60 family, the on-chip program memory space is treated as a single block. Code protection for this block is controlled by one Configuration bit, CP0. This bit inhibits external reads and writes to the program memory space. It has no direct effect in normal execution mode.

24.6.1 CONFIGURATION REGISTER PROTECTION

The Configuration registers are protected against untoward changes or reads in two ways. The primary protection is the write-once feature of the Configuration bits which prevents reconfiguration once the bit has been programmed during a power cycle. To safeguard against unpredictable events, Configuration bit changes resulting from individual cell level disruptions (such as ESD events) will cause a parity error and trigger a device Reset.

The data for the Configuration registers is derived from the Flash Configuration Words in program memory. When the CP0 bit is programmed (cleared), the source data for device configuration is also protected as a consequence.

24.7 In-Circuit Serial Programming

PIC18F97J60 family microcontrollers can be serially programmed while in the end application circuit. This is simply done with two lines for clock and data and three other lines for power, ground and the programming voltage. This allows customers to manufacture boards with unprogrammed devices and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

24.8 In-Circuit Debugger

When the DEBUG Configuration bit is programmed to a '0', the In-Circuit Debugger functionality is enabled. This function allows simple debugging functions when used with MPLAB[®] IDE. When the microcontroller has this feature enabled, some resources are not available for general use. Table 24-3 shows which resources are required by the background debugger.

TABLE 24-3 :	DEBUGGER RESOURCES
---------------------	--------------------

I/O pins:	RB6, RB7
Stack:	2 levels
Program Memory:	512 bytes
Data Memory:	10 bytes

25.0 INSTRUCTION SET SUMMARY

The PIC18F97J60 family of devices incorporates the standard set of 75 PIC18 core instructions, as well as an extended set of 8 new instructions for the optimization of code that is recursive or that utilizes a software stack. The extended set is discussed later in this section.

25.1 Standard Instruction Set

The standard PIC18 instruction set adds many enhancements to the previous PIC[®] MCU instruction sets, while maintaining an easy migration from these PIC MCU instruction sets. Most instructions are a single program memory word (16 bits), but there are four instructions that require two program memory locations.

Each single-word instruction is a 16-bit word divided into an opcode, which specifies the instruction type and one or more operands, which further specify the operation of the instruction.

The instruction set is highly orthogonal and is grouped into four basic categories:

- Byte-oriented operations
- Bit-oriented operations
- · Literal operations
- Control operations

The PIC18 instruction set summary in Table 25-2 lists **byte-oriented**, **bit-oriented**, **literal** and **control** operations. Table 25-1 shows the opcode field descriptions.

Most byte-oriented instructions have three operands:

- 1. The file register (specified by 'f')
- 2. The destination of the result (specified by 'd')
- 3. The accessed memory (specified by 'a')

The file register designator 'f' specifies which file register is to be used by the instruction. The destination designator 'd' specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the WREG register. If 'd' is one, the result is placed in the file register specified in the instruction.

All **bit-oriented** instructions have three operands:

- 1. The file register (specified by 'f')
- 2. The bit in the file register (specified by 'b')
- 3. The accessed memory (specified by 'a')

The bit field designator 'b' selects the number of the bit affected by the operation, while the file register designator 'f' represents the number of the file in which the bit is located. The **literal** instructions may use some of the following operands:

- A literal value to be loaded into a file register (specified by 'k')
- The desired FSR register to load the literal value into (specified by 'f')
- No operand required (specified by '—')

The **control** instructions may use some of the following operands:

- A program memory address (specified by 'n')
- The mode of the CALL or RETURN instructions (specified by 's')
- The mode of the table read and table write instructions (specified by 'm')
- No operand required (specified by '—')

All instructions are a single word, except for four double-word instructions. These instructions were made double-word to contain the required information in 32 bits. In the second word, the 4 MSbs are '1's. If this second word is executed as an instruction (by itself), it will execute as a NOP.

All single-word instructions are executed in a single instruction cycle, unless a conditional test is true or the program counter is changed as a result of the instruction. In these cases, the execution takes two instruction cycles with the additional instruction cycle(s) executed as a NOP.

The double-word instructions execute in two instruction cycles.

One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time is 1 μ s. If a conditional test is true, or the program counter is changed as a result of an instruction, the instruction execution time is 2 μ s. Two-word branch instructions (if true) would take 3 μ s.

Figure 25-1 shows the general formats that the instructions can have. All examples use the convention 'nnh' to represent a hexadecimal number.

The Instruction Set Summary, shown in Table 25-2, lists the standard instructions recognized by the Microchip MPASM[™] Assembler.

Section 25.1.1 "Standard Instruction Set" provides a description of each instruction.

TABLE 25-1: OPCODE FIELD DESCRIPTIONS

Field	Description					
a	RAM access bit:					
	a = 0: RAM location in Access RAM (BSR register is ignored)					
	a = 1: RAM bank is specified by BSR register					
bbb	Bit address within an 8-bit file register (0 to 7).					
BSR	Bank Select Register. Used to select the current RAM bank.					
C, DC, Z, OV, N	ALU Status bits: Carry, Digit Carry, Zero, Overflow, Negative.					
d	Destination select bit:					
	d = 0: store result in WREG					
	d = 1: store result in file register f					
dest	Destination: either the WREG register or the specified register file location.					
f	8-bit Register file address (00h to FFh), or 2-bit FSR designator (0h to 3h).					
fs	12-bit Register file address (000h to FFFh). This is the source address.					
fd	12-bit Register file address (000h to FFFh). This is the destination address.					
GIE	Global Interrupt Enable bit.					
k	Literal field, constant data or label (may be either an 8-bit, 12-bit or a 20-bit value).					
label	Label name.					
mm	The mode of the TBLPTR register for the table read and table write instructions. Only used with table read and table write instructions:					
*	No Change to register (such as TBLPTR with table reads and writes)					
*+	Post-Increment register (such as TBLPTR with table reads and writes)					
*_	Post-Decrement register (such as TBLPTR with table reads and writes)					
+*	Pre-Increment register (such as TBLPTR with table reads and writes)					
n	The relative address (2's complement number) for relative branch instructions or the direct address for					
11	Call/Branch and Return instructions.					
PC	Program Counter.					
PCL	Program Counter Low Byte.					
PCH	Program Counter High Byte.					
PCLATH	Program Counter High Byte Latch.					
PCLATU	Program Counter Upper Byte Latch.					
PD	Power-Down bit.					
PRODH	Product of Multiply High Byte.					
PRODL	Product of Multiply Low Byte.					
S	Fast Call/Return mode select bit:					
	s = 0: do not update into/from shadow registers					
	s = 1: certain registers loaded into/from shadow registers (Fast mode)					
TBLPTR	21-bit Table Pointer (points to a program memory location).					
TABLAT	8-bit Table Latch.					
TO	Time-out bit.					
TOS	Top-of-Stack.					
u	Unused or Unchanged.					
WDT	Watchdog Timer.					
WREG	Working register (accumulator).					
х	Don't care ('0' or '1'). The assembler will generate code with $x = 0$. It is the recommended form of use for					
	compatibility with all Microchip software tools.					
Zs	7-bit offset value for indirect addressing of register files (source).					
zd	7-bit offset value for indirect addressing of register files (destination).					
{ }	Optional argument.					
[text]	Indicates an indexed address.					
(text)	The contents of text.					
[expr] <n></n>	Specifies bit n of the register indicated by the pointer expr.					
\rightarrow	Assigned to.					
< >	Register bit field.					
E	In the set of.					
italics	User-defined term (font is Courier New).					

Byte-oriented file register operations	Example Instruction
15 10 9 8 7 0	
OPCODE d a f (FILE #)	ADDWF MYREG, W, B
d = 0 for result destination to be WREG register d = 1 for result destination to be file register (f) a = 0 to force Access Bank a = 1 for BSR to select bank f = 8-bit file register address	
Byte to Byte move operations (2-word)	
15 12 11 0	
OPCODE f (Source FILE #)	MOVFF MYREG1, MYREG2
15 12 11 0	
1111 f (Destination FILE #)	
f = 12-bit file register address	
Bit-oriented file register operations	
15 1211 987 0	
OPCODE b (BIT #) a f (FILE #)	BSF MYREG, bit, B
 b = 3-bit position of bit in file register (f) a = 0 to force Access Bank a = 1 for BSR to select bank f = 8-bit file register address 	
Literal operations	
15 8 7 0	
OPCODE k (literal)	MOVLW 7Fh
k = 8-bit immediate value	
Control operations	
CALL, GOTO and Branch operations	
15 8 7 0	
15 8 7 0 OPCODE n<7:0> (literal)	GOTO Label
15 8 7 0 OPCODE n<7:0> (literal) 15 12 11 0	GOTO Label
15 8 7 0 OPCODE n<7:0> (literal) 15 12 11 0 1111 n<19:8> (literal)	GOTO Label
15 8 7 0 OPCODE n<7:0> (literal) 15 12 11 0	GOTO Label
15 8 7 0 OPCODE n<7:0> (literal) 15 12 11 1111 n<19:8> (literal) n = 20-bit immediate value 15 8 7	
15 8 7 0 OPCODE n<7:0> (literal) 15 12 11 0 1111 n<19:8> (literal) n = 20-bit immediate value 15 8 7 0 OPCODE S n<7:0> (literal)	GOTO Label CALL MYFUNC
15 8 7 0 OPCODE n<7:0> (literal) 15 12 11 0 1111 n<19:8> (literal) n = 20-bit immediate value 15 8 7 0 OPCODE S n<7:0> (literal) 15 12 11 0	
15 8 7 0 OPCODE n<7:0> (literal) 15 12 11 0 1111 n<19:8> (literal) n = 20-bit immediate value 15 8 7 0 OPCODE S n<7:0> (literal) 15 12 11 0 15 12 11 0 15 12 11 0 1111 n<19:8> (literal)	
15 8 7 0 OPCODE n<7:0> (literal) 15 12 11 0 1111 n<19:8> (literal) n = 20-bit immediate value 15 8 7 0 OPCODE S n<7:0> (literal) 15 12 11 0	
15 8 7 0 OPCODE n<7:0> (literal) 15 12 11 0 1111 n<19:8> (literal) n = 20-bit immediate value 15 8 7 0 OPCODE S n<7:0> (literal) 15 12 11 0 15 12 11 0 15 12 11 0 1111 n<19:8> (literal)	
15 8 7 0 OPCODE $n<7:0>$ (literal) 15 12 11 0 1111 $n<19:8>$ (literal) n n = 20-bit immediate value 15 8 7 0 OPCODE S $n<7:0>$ (literal) 15 12 11 0 15 12 11 0 1111 $n<19:8>$ (literal) S S = Fast bit	
15 8 7 0 OPCODE $n < 7:0 > (literal)$ 15 15 12 11 0 1111 $n < 19:8 > (literal)$ 1 n = 20-bit immediate value 15 8 7 0 OPCODE S $n < 7:0 > (literal)$ 15 12 11 0 15 12 11 0 1111 $n < 19:8 > (literal)$ S = Fast bit 15 11 10 0 0 0 0	CALL MYFUNC

TABLE 25-2: PIC18F97J60 FAMILY INSTRUCTION SET
--

Mnemonic,		Description	Quality	16-Bit Instruction Word				Status	
Opera	nds	Description	Cycles	MSb			LSb	Affected	Notes
BYTE-ORI	ENTED	OPERATIONS							
ADDWF	f, d, a	Add WREG and f	1	0010	01da	ffff	ffff	C, DC, Z, OV, N	1, 2
ADDWFC	f, d, a	Add WREG and Carry bit to f	1	0010	00da	ffff	ffff	C, DC, Z, OV, N	1, 2
ANDWF	f, d, a	AND WREG with f	1	0001	01da	ffff	ffff	Z, N	1,2
CLRF	f, a	Clear f	1	0110	101a	ffff	ffff	Z	2
COMF	f, d, a	Complement f	1	0001	11da	ffff	ffff	Z, N	1, 2
CPFSEQ	f, a	Compare f with WREG, Skip =	1 (2 or 3)	0110	001a	ffff	ffff	None	4
CPFSGT	f, a	Compare f with WREG, Skip >	1 (2 or 3)	0110	010a	ffff	ffff	None	4
CPFSLT	f, a	Compare f with WREG, Skip <	1 (2 or 3)	0110	000a	ffff	ffff	None	1, 2
DECF	f, d, a	Decrement f	1	0000	01da	ffff	ffff	C, DC, Z, OV, N	1, 2, 3, 4
DECFSZ	f, d, a	Decrement f, Skip if 0	1 (2 or 3)	0010	11da	ffff		None	1, 2, 3, 4
DCFSNZ	f, d, a	Decrement f, Skip if Not 0	1 (2 or 3)	0100	11da	ffff	ffff	None	1, 2
INCF	f, d, a	Increment f	1	0010	10da	ffff	ffff	C, DC, Z, OV, N	1, 2, 3, 4
INCFSZ	f, d, a	Increment f, Skip if 0	1 (2 or 3)	0011	11da	ffff	ffff	None	4
INFSNZ	f, d, a	Increment f, Skip if Not 0	1 (2 or 3)	0100	10da	ffff	ffff	None	1, 2
IORWF	f, d, a	Inclusive OR WREG with f	1	0001	00da	ffff	ffff	Z, N	1, 2
MOVF	f, d, a	Move f	1	0101	00da	ffff	ffff	Z, N	1
MOVFF	f _s , f _d	Move f _s (source) to 1st word	2	1100	ffff	ffff	ffff	None	
	3. u	f _d (destination) 2nd word		1111	ffff	ffff	ffff		
MOVWF	f, a	Move WREG to f	1	0110	111a	ffff	ffff	None	
MULWF	f, a	Multiply WREG with f	1	0000	001a	ffff	ffff	None	1, 2
NEGF	f, a	Negate f	1	0110	110a	ffff	ffff	C, DC, Z, OV, N	,
RLCF	f, d, a	Rotate Left f through Carry	1	0011	01da	ffff	ffff	C, Z, N	1, 2
RLNCF	f, d, a	Rotate Left f (No Carry)	1	0100	01da	ffff	ffff		,
RRCF	f, d, a	Rotate Right f through Carry	1	0011	00da	ffff	ffff	Ć, Z, N	
RRNCF	f, d, a	Rotate Right f (No Carry)	1	0100	00da	ffff	ffff	Z, N	
SETF	f, a	Set f	1	0110	100a	ffff	ffff		1, 2
SUBFWB	f, d, a	Subtract f from WREG with	1	0101	01da	ffff		C, DC, Z, OV, N	,
		Borrow							
SUBWF	f, d, a	Subtract WREG from f	1	0101	11da	ffff	ffff	C, DC, Z, OV, N	1, 2
SUBWFB	f, d, a	Subtract WREG from f with	1	0101	10da	ffff		C, DC, Z, OV, N	
_	, , -	Borrow							
SWAPF	f, d, a	Swap Nibbles in f	1	0011	10da	ffff	ffff	None	4
TSTFSZ	f, a	Test f, Skip if 0	1 (2 or 3)	0110	011a	ffff		None	1, 2
XORWF	f, d, a	Exclusive OR WREG with f	1	0001	10da	ffff	ffff		

Note 1: When a PORT register is modified as a function of itself (e.g., MOVF PORTB, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared if assigned.

3: If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

4: Some instructions are two-word instructions. The second word of these instructions will be executed as a NOP unless the first word of the instruction retrieves the information embedded in these 16 bits. This ensures that all program memory locations have a valid instruction.

Mnemo	onic.			16-	Bit Instr	uction V	Vord	Status	
Operands		Description	Cycles	MSb			LSb	Affected	Notes
BIT-ORIEN		PERATIONS							•
BCF	f, b, a	Bit Clear f	1	1001	bbba	ffff	ffff	None	1, 2
BSF	f, b, a	Bit Set f	1	1000	bbba	ffff	ffff	None	1, 2
BTFSC	f, b, a	Bit Test f, Skip if Clear	1 (2 or 3)	1011	bbba	ffff	ffff	None	3, 4
BTFSS	f, b, a	Bit Test f, Skip if Set	1 (2 or 3)	1010	bbba	ffff	ffff	None	3, 4
BTG	f, b, a	Bit Toggle f	1	0111	bbba	ffff	ffff	None	1, 2
CONTROL	OPER	ATIONS							
BC	n	Branch if Carry	1 (2)	1110	0010	nnnn	nnnn	None	
BN	n	Branch if Negative	1 (2)	1110	0110	nnnn	nnnn	None	
BNC	n	Branch if Not Carry	1 (2)	1110	0011	nnnn	nnnn	None	
BNN	n	Branch if Not Negative	1 (2)	1110	0111	nnnn	nnnn	None	
BNOV	n	Branch if Not Overflow	1 (2)	1110	0101	nnnn	nnnn	None	
BNZ	n	Branch if Not Zero	1 (2)	1110	0001	nnnn	nnnn	None	
BOV	n	Branch if Overflow	1 (2)	1110	0100	nnnn	nnnn	None	
BRA	n	Branch Unconditionally	2	1101	0nnn	nnnn	nnnn	None	
BZ	n	Branch if Zero	1 (2)	1110	0000	nnnn	nnnn	None	
CALL	n, s	Call Subroutine 1st word	2	1110	110s	kkkk	kkkk	None	
		2nd word		1111	kkkk	kkkk	kkkk	l	
CLRWDT	—	Clear Watchdog Timer	1	0000	0000	0000	0100	TO, PD	
DAW	—	Decimal Adjust WREG	1	0000	0000	0000	0111	С	
GOTO	n	Go to Address 1st word	2	1110	1111	kkkk	kkkk	None	
		2nd word		1111	kkkk	kkkk	kkkk		
NOP	—	No Operation	1	0000	0000	0000	0000	None	
NOP	—	No Operation	1	1111	XXXX	XXXX	XXXX	None	4
POP	—	Pop Top of Return Stack (TOS)	1	0000	0000	0000	0110	None	
PUSH	—	Push Top of Return Stack (TOS)	1	0000	0000	0000	0101	None	
RCALL	n	Relative Call	2	1101	1nnn	nnnn	nnnn	None	
RESET		Software Device Reset	1	0000	0000	1111	1111	All	
RETFIE	S	Return from Interrupt Enable	2	0000	0000	0001	000s	GIE/GIEH, PEIE/GIEL	
RETLW	k	Return with Literal in WREG	2	0000	1100	kkkk	kkkk	None	
RETURN	s	Return from Subroutine	2	0000	0000	0001	001s	None	
SLEEP	_	Go into Standby mode	1	0000	0000	0000		TO, PD	

TABLE 25-2: PIC18F97J60 FAMILY INSTRUCTION SET (CONTINUED)

Note 1: When a PORT register is modified as a function of itself (e.g., MOVF PORTB, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared if assigned.

3: If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

4: Some instructions are two-word instructions. The second word of these instructions will be executed as a NOP unless the first word of the instruction retrieves the information embedded in these 16 bits. This ensures that all program memory locations have a valid instruction.

TABLE 25-2 :	PIC18F97J60 FAMILY INSTRUCTION SET ()
		/

IABLE 2	• 2.			<u> </u>					
Mnem	•	Description	Cycles	16-Bit Instruction Word				Status	Notes
Operands		Decemption	Oycics	MSb			LSb	Affected	Notes
LITERAL	OPERA	FIONS							
ADDLW	k	Add Literal and WREG	1	0000	1111	kkkk	kkkk	C, DC, Z, OV, N	
ANDLW	k	AND Literal with WREG	1	0000	1011	kkkk	kkkk	Z, N	
IORLW	k	Inclusive OR Literal with WREG	1	0000	1001	kkkk	kkkk	Z, N	
LFSR	f, k	Move Literal (12-bit) 2nd word	2	1110	1110	00ff	kkkk	None	
I		to FSR(f) 1st word		1111	0000	kkkk	kkkk		
MOVLB	k	Move Literal to BSR<3:0>	1	0000	0001	0000	kkkk	None	
MOVLW	k	Move Literal to WREG	1	0000	1110	kkkk	kkkk	None	
MULLW	k	Multiply Literal with WREG	1	0000	1101	kkkk	kkkk	None	
RETLW	k	Return with Literal in WREG	2	0000	1100	kkkk	kkkk	None	
SUBLW	k	Subtract WREG from Literal	1	0000	1000	kkkk	kkkk	C, DC, Z, OV, N	
XORLW	k	Exclusive OR Literal with WREG	1	0000	1010	kkkk	kkkk	Z, N	
DATA ME	MORY ←	PROGRAM MEMORY OPERATION	ONS						
TBLRD*		Table Read	2	0000	0000	0000	1000	None	
TBLRD*+		Table Read with Post-Increment		0000	0000	0000	1001	None	
TBLRD*-		Table Read with Post-Decrement		0000	0000	0000	1010	None	
TBLRD+*		Table Read with Pre-Increment		0000	0000	0000	1011	None	
TBLWT*		Table Write	2	0000	0000	0000	1100	None	
TBLWT*+		Table Write with Post-Increment		0000	0000	0000	1101	None	
TBLWT*-		Table Write with Post-Decrement		0000	0000	0000	1110	None	
TBLWT+*		Table Write with Pre-Increment		0000	0000	0000	1111	None	

Note 1: When a PORT register is modified as a function of itself (e.g., MOVF PORTB, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared if assigned.

3: If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

4: Some instructions are two-word instructions. The second word of these instructions will be executed as a NOP unless the first word of the instruction retrieves the information embedded in these 16 bits. This ensures that all program memory locations have a valid instruction.

ADD W to f

ADDWF f {,d {,a}}

25.1.1 STANDARD INSTRUCTION SET

ADDLW	ADD Litera	l to W			ADDWF
Syntax:	ADDLW	k			Syntax:
Operands:	$0 \le k \le 255$				Operands:
Operation:	$(W) + k \rightarrow V$	N			
Status Affected:	N, OV, C, D	С, Z			Operation:
Encoding:	0000	1111 k	kkk	kkkk	Status Affected
Description:		ts of W are a k' and the re			Encoding: Description:
Words:	1				
Cycles:	1				
Q Cycle Activity:					
Q1	Q2	Q3	1	Q4	
Decode	Read literal 'k'	Process Data		rite to W	
Example: Before Instruc W = After Instruction	ction 10h on	.5h			
W =	25h				Words:
					Cycles:
					Q Cycle Activ
					Q1
					Decod
					Example:
					Before In W REG After Inst

-)	7.22.11	. (, ~ (, ~)	,			
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$					
Operation:	(W) + (f) \rightarrow	dest				
Status Affected:	N, OV, C, E	DC, Z				
Encoding:	0010	01da	fff	f	ffff	
Description:	Add W to register 'f'. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f' (default).					
	lf 'a' is '0', f lf 'a' is '1', f GPR bank	he BSR i				
	If 'a' is '0' a set is enab in Indexed mode when Section 25 Bit-Oriente Literal Off	led, this i Literal Of never f ≤ 5 5.2.3 "By ed Instru	nstruc fset A 95 (5F te-Ori ctions	tion ddre h). S ente s in	operates essing See ed and Indexed	
Words:	1					
Cycles:	1					
Q Cycle Activity:						
Q1	Q2	Q3			Q4	
Decode	Read register 'f'	Proce Data			/rite to stination	
Example:	ADDWF	REG,	0, 0			
Before Instruct W REG After Instruction W REG	= 17h = 0C2h					
NEO	00211					

Note: All PIC18 instructions may take an optional label argument preceding the instruction mnemonic for use in symbolic addressing. If a label is used, the instruction format then becomes: {label} instruction argument(s).

ADDWFC ADD W and Carry bit to f						
Syntax:	ADDWFC	f {,d {,a	}}			
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$					
Operation:	(W) + (f) +	$(C) \rightarrow des$	st			
Status Affected:	N,OV, C, D	C, Z				
Encoding:	0010	00da	ffff	ffff		
Description:	Add W, the Carry flag and data memory location 'f'. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed in data memory location 'f'.					
	If 'a' is '0', t If 'a' is '1', t GPR bank	he BSR is				
	If 'a' is '0' a set is enabl in Indexed mode wher Section 25 Bit-Oriente Literal Offs	led, this in Literal Off never f ≤ 9 5.2.3 "Byto ed Instruc	istructio set Add 5 (5Fh) e-Orien ctions ii	n operates ressing . See ted and n Indexed		
Words:	1					
Cycles:	1					
Q Cycle Activity:						
Q1	Q2	Q3		Q4		
Decode	Read register 'f'	Proces Data	-	Write to estination		
Example:	ADDWFC	REG,	0, 1			
Before Instruc Carry bit REG W After Instructio	= 1 = 02h = 4Dh					
Carry bit REG W						

Synta: Opera Opera		ANDLW				
			к			
Opera	ands:	$0 \le k \le 255$;			
	ation:	(W) .AND.	$k \rightarrow W$			
Status	Affected:	N, Z				
Encoc	ding:	0000	1011	kkk	k	kkkk
Descr	iption:	The conter 8-bit literal				
Words	S:	1				
Cycles	S:	1				
Q Cy	cle Activity:					
	Q1	Q2	Q3	;		Q4
	Decode	Read literal 'k'	Proce Data		V	/rite to W
<u>Exam</u>		ANDLW	05Fh			
E	Before Instruc					
4	W After Instructio	= A3h				
,	W	= 03h				

$\begin{array}{cccccccccccccccccccccccccccccccccccc$	t is '1',	the program per '2n' is e PC will have ext ss will be
$d \in [0,1]$ $a \in [0,1]$ Operation:if Carry tr (PC) + 2Operation:(W) .AND. (f) \rightarrow destStatus Affected:N. ZEncoding: 0001 $01da$ ffffffffDescription:The contents of W are ANDed with register f'. If 'd' is '0', the result is stored in W. If d' is '1', the result is stored back in register f' (default).Description:If the Car will brandIf 'a' is '0', the Access Bank is selected. If 'a' is '0', the BSR is used to select the GPR bank (default).Words:1If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 25.2.3 "Byte-Oriented and 	t is '1', $2n \rightarrow PC$ 0010 nnni y bit is '1', then the pumplement numb he PC. Since the red to fetch the new a, the new address 2n. This instruction	the program per '2n' is e PC will have ext ss will be
$a \in [0,1]$ Operation:If Cally L (PC) + 2Operation:(W) .AND. (f) \rightarrow destStatus Affected:NoneStatus Affected:N, ZEncoding:1110Description:0001 01da ffff fffffffDescription:The contents of W are ANDed with register 'f'. If 'd' is '0', the result is stored back in register 'f' (default).Description:If the Cal will brancIf 'a' is '0', the Access Bank is selected. If 'a' is '0', the Access Bank is selected. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.Words:1Vords:1Q1Q2DecodeRead litera 'n' No operationQ1Q2DecodeRead litera 'n' No operationNo operation	• 2n → PC 0010 nnn y bit is '1', then the pomplement numb he PC. Since the ed to fetch the ne h, the new address 2n. This instruction	the program per '2n' is e PC will have ext ss will be
Status Affected:N, ZEncoding: 0001 $01da$ ffffffffDescription:The contents of W are ANDed with register f'. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register f' (default).If 'a' is '0', the result is stored back in register f' (default).Description:If the Cal Description:If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default).PC + 2 + two-cyclePC + 2 + two-cycleIf 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.Words:1 Cycles:Words:1Q1Q2DecodeRead literator 'n' No operationNo operation	y bit is '1', then the popplement numb he PC. Since the ed to fetch the ne n, the new address 2n. This instruction	the program per '2n' is e PC will have ext ss will be
Encoding: 0001 $01da$ ffffffffDescription:The contents of W are ANDed with register 'f'. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f' (default).Description:If the Cal will brand The 2's of added to incremer instruction f' a' is '0', the Access Bank is selected. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.Words:1Words:1Q1Q2Q1Q2DecodeRead literator 'n' No operationWords:1No operationO Cycles:1No operationO Cycles:1No operation	y bit is '1', then the popplement numb he PC. Since the ed to fetch the ne n, the new address 2n. This instruction	the program per '2n' is e PC will have ext ss will be
Encoding: 0001 $01da$ ffffffffDescription:If the CalDescription:The contents of W are ANDed with register 'f'. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f' (default).Description:If the Cal will brand The 2's c added to incremer instruction incremerIf 'a' is '0', the Access Bank is selected. If 'a' is '0', the Access Bank is selected. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.Words:1Vords:1Q1Q2Q1Q2DecodeRead literator 'n'NoNoNooperationO Cycles:1NoNo	y bit is '1', then the popplement numb he PC. Since the ed to fetch the ne n, the new address 2n. This instruction	the program per '2n' is e PC will have ext ss will be
Description: The contents of W are ANDed with register 'f'. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f' (default). The 2's of added to increment instruction increment instruction increment instruction increment instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details. Words: 1 Words: 1 Q1 Q2 Decode Read literation operation operation in Indexed Literal Offset Mode" for details. No No No No O Cycles: 1 No O Cycles: 1 No	n. omplement numb he PC. Since the ed to fetch the ne n, the new address 2n. This instruction	per '2n' is e PC will have lext ss will be
IntersectionIntersectionIntersectionin W. If 'd' is '1', the result is stored back in register 'f' (default).added to incremerIf 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). $PC + 2 +$ two-cycleIf 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f \leq 95 (5Fh). SeeWords:1 Cycles:Vords:1Cycle Activity: If Jump:If Jump:Words:1Q1Q2DecodeRead literator (n' No operationNo operationO Cycle Activity:1No operation	he PC. Since the ed to fetch the ne n, the new addres 2n. This instruction	e PC will have lext ss will be
If 'a' is '1', the BSR is used to select the GPR bank (default). $PC + 2 +$ two-cycleIf 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.Words:1Words:1Cycles:1(2)Words:1Cycles:1(2)O Cycles:1NoNoO Cycles:1No<	2n. This instruction	
set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Cycles: 1(2) Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details. Q 1 Q2 Q2 Words: 1 Decode Read literator (n') Cycles: 1 No No O Cycles: 1 Operation operation		
in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Q Cycle Activity: If Jump: Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details. Q1 Q2 Words: 1 Decode Read literal 'n' Cycles: 1 No No O Cycle Activity: No operation		
mode whenever f ≤ 95 (5Fh). See Q Cycle Activity: If Jump: Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details. Q1 Q2 Words: 1 Decode Read literations in the section operation operation Quest: 1 No No		
Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details. If Jump: Words: 1 Decode Read literation in the section of		
Literal Offset Mode" for details. Decode Read literative Words: 1 No No Cycles: 1 No operation		
Words: 1 Cycles: 1 O Cycle Activity: No	Q3	Q4
No No O Cycles: 1		Write to
operation operation	Data	PC
	No operation	No operation
	oportuion	oporation
Q1 Q2 Q3 Q4 Q1 Q2	Q3	Q4
Decode Read Process Write to Decode Read litera	Process	No
register 'f' Data destination 'n'	Data	operation
Example: ANDWF REG, 0, 0 Example: HERE	BC 5	
Before Instruction Before Instruction		
	ddress (HERE)	
After Instruction After Instruction		
VV = 02h	:	+ 12)
REG = C2h If Carry =	, ddress (HERE ·	+ 2)

BCF	Bit Clear f	BN	Branch if N	legative	
Syntax:	BCF f, b {,a}	Syntax:	BN n		
Operands:	$0 \leq f \leq 255$	Operands:	-128 ≤ n ≤ ′	127	
	0 ≤ b ≤ 7 a ∈ [0,1]	Operation:	if Negative (PC) + 2 + 2		
Operation:	$0 \rightarrow f \le b >$	Status Affected:	None		
Status Affected:	None	Encoding:	1110	0110 nni	nn nnnn
Encoding:	1001 bbba ffff ffff	Description:		tive bit is '1', th	nen the
Description:	Bit 'b' in register 'f' is cleared.		program wi		
	If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default).		added to the incremente	d to fetch the r	e PC will have next
	If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing		,	the new addre n. This instruct istruction.	
	mode whenever $f \le 95$ (5Fh). See	Words:	1		
	Section 25.2.3 "Byte-Oriented and	Cycles:	1(2)		
	Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.	Q Cycle Activity: If Jump:			
Words:	1	Q1	Q2	Q3	Q4
Cycles:	1	Decode	Read literal	Process	Write to
Q Cycle Activity:			'n'	Data	PC
Q1	Q2 Q3 Q4	No	No	No	No
Decode	ReadProcessWriteregister 'f'Dataregister 'f'	operation If No Jump:	operation	operation	operation
		Q1	Q2	Q3	Q4
Example:	BCF FLAG REG, 7, 0	Decode	Read literal	Process	No
Before Instruc	=		'n'	Data	operation
FLAG_R	EG = C7h				
After Instructio		Example:	HERE	BN Jump	
FLAG_R	EG = 47h	Before Instruc PC After Instructio	= ad	dress (HERE)	
		If Negati PC If Negati PC	= ad ve = 0;	dress (Jump)	

If the Carry to will branch. The 2's com added to the ncremented nstruction, to	s'0', $n \rightarrow PC$ 0011 nnr bit is '0', then applement number PC. Since the t to fetch the r the new addres . This instruct	the program ber '2n' is e PC will have next ess will be	Oper Statu Enco Deso Word Cycle	ands: ation: s Affected: ding: ription: ls:	program wi The 2's con added to the incremente instruction,	bit is '0', $2n \rightarrow PC$ 0111 nn: tive bit is '0', tl Il branch. nplement num e PC. Since th d to fetch the the new addre n. This instruc	hen the ber '2n' is e PC will hav next ess will be
f Carry bit is (PC) + 2 + 2 None 1110 If the Carry b will branch. The 2's compadded to the ncremented nstruction, ti PC + 2 + 2n. two-cycle ins 1	s'0', $n \rightarrow PC$ 0011 nnr bit is '0', then applement number PC. Since the t to fetch the r the new addres . This instruct	the program ber '2n' is e PC will have next ess will be	Oper Statu Enco Deso Word Cycle	ation: s Affected: ding: ription: ls:	if Negative (PC) + 2 + 2 None 1110 If the Negation program with the Negation added to the incremented instruction, PC + 2 + 2th two-cycle in 1	bit is '0', $2n \rightarrow PC$ 0111 nn: tive bit is '0', tl Il branch. nplement num e PC. Since th d to fetch the the new addre n. This instruc	hen the ber '2n' is e PC will hav next ess will be
$\frac{(PC) + 2 + 2}{None}$ $\frac{1110}{If the Carry twee the twee twe$	$n \rightarrow PC$ 0011 nnr bit is '0', then plement number PC. Since the to fetch the r the new addre . This instruct	the program ber '2n' is e PC will have next ess will be	Statu Enco Deso Word Cycle	s Affected: ding: ription: ls:	(PC) + 2 + 2 None 1110 If the Negar program wi The 2's con added to the incremente instruction, PC + 2 + 2r two-cycle in 1	2n → PC 0111 nn: tive bit is '0', tl Il branch. nplement num e PC. Since th d to fetch the the new addre n. This instruc	hen the ber '2n' is e PC will hav next ess will be
1110 If the Carry b will branch. The 2's com added to the ncremented nstruction, the PC + 2 + 2n. two-cycle instances 1	bit is '0', then plement numl PC. Since the I to fetch the r the new addre . This instruct	the program ber '2n' is e PC will have next ess will be	Encc Desc Word Cycle	ding: ription: Is:	1110If the Negarprogram wiThe 2's conadded to theincrementeinstruction,PC + 2 + 2rtwo-cycle in1	tive bit is '0', the ll branch. nplement num e PC. Since the d to fetch the the new addree n. This instruct	hen the ber '2n' is e PC will hav next ess will be
If the Carry b will branch. The 2's com added to the ncremented nstruction, ti PC + 2 + 2n. two-cycle ins 1	bit is '0', then plement numl PC. Since the I to fetch the r the new addre . This instruct	the program ber '2n' is e PC will have next ess will be	Desc Word Cycle	ription: Is:	If the Negar program wi The 2's con added to the incremente instruction, PC + 2 + 2r two-cycle in	tive bit is '0', the ll branch. nplement num e PC. Since the d to fetch the the new addree n. This instruct	hen the ber '2n' is e PC will hav next ess will be
will branch. The 2's com added to the ncremented nstruction, ti PC + 2 + 2n. two-cycle ins 1	plement num PC. Since the to fetch the r he new addre This instruct	ber '2n' is e PC will have next ess will be	Word Cycle	ls:	program wi The 2's con added to the incremente instruction, PC + 2 + 2r two-cycle in 1	ll branch. nplement num e PC. Since th d to fetch the the new addre n. This instruc	ber '2n' is e PC will hav next ess will be
added to the ncremented nstruction, tl PC + 2 + 2n. two-cycle ins 1	PC. Since the I to fetch the r the new addre . This instruct	e PC will have next ess will be	Cycle		added to the incremente instruction, PC + 2 + 2r two-cycle in	e PC. Since th d to fetch the the new addre n. This instruc	e PC will hav next ess will be
-			Cycle				
1(2)				es:	1(2)		
			Q C If Ju	ycle Activity: mp:			
Q2	Q3	Q4		Q1	Q2	Q3	Q4
ead literal 'n'	Process Data	Write to PC		Decode	Read literal 'n'	Process Data	Write to PC
No	No	No		No	No	No	No
peration	operation	operation			operation	operation	operation
00	00	04	If No	•	00	00	04
							Q4 No
'n'	Data	operation		Decoue	'n'	Data	operation
HERE	BNC Jump		Exar	<u>nple:</u>	HERE	BNN Jump	
= 0; = add	. ,			PC After Instruction If Negati PC	= ad on ve = 0; = ad		
	'n' No peration Q2 ad literal 'n' HERE = ado = ado = 0; = ado	'n' Data No No peration operation Q2 Q3 ead literal Process 'n' Data HERE BNC = address = 0; = address (Jump)	'n' Data PC No No No peration operation operation Q2 Q3 Q4 ead literal Process No 'n' Data operation HERE BNC Jump = address (HERE) = 0; address = address (Jump)	'n' Data PC No No No peration operation operation Q2 Q3 Q4 ead literal Process No 'n' Data operation HERE BNC Jump = address (HERE) = address (Jump)	'n' Data PC No No No peration operation operation Q2 Q3 Q4 ead literal Process No 'n' Data operation IERE BNC Jump = address (HERE) Before Instruction = 0; address (Jump)	'n' Data PC No No No peration operation operation Q2 Q3 Q4 ad literal Process No 'n' Data operation Itere BNC Jump Itere BNC Jump Example: HERE Before Instruction PC = 0; If Negative = 0; If Negative = 0; PC = = address (Jump) If Negative =	'n' Data PC No No No peration operation operation Q2 Q3 Q4 ad literal Process No 'n' Data Operation 'n' Data Operation IERE BNC Jump = address (HERE) Example: = 0; = = 0; address (Jump)

BNO	v	Branch if N	lot Overflow		BNZ	
Synta	ax:	BNOV n			Synta	IX:
Oper	ands:	-128 ≤ n ≤ ′	127		Opera	ands:
Oper	ation:	if Overflow (PC) + 2 + 2	,		Opera	ation:
Statu	is Affected:	None			Status	s Affected:
Enco	oding:	1110	0101 nni	nn nnnn	Enco	ding:
Desc	cription:	If the Overf program wi	low bit is '0', th Il branch.	nen the	Descr	ription:
		added to the incremente instruction,	nplement num e PC. Since th d to fetch the r the new addre n. This instruct instruction.	e PC will have next ess will be		
Word	ls:	1			Words	s:
Cycle	es:	1(2)			Cycle	s:
Q C If Ju	ycle Activity: imp:				Q Cy If Jur	/cle Activity: mp:
	Q1	Q2	Q3	Q4		Q1
	Decode	Read literal 'n'	Process Data	Write to PC		Decode
	No operation	No operation	No operation	No operation		No operation
lf No	o Jump:				lf No	Jump:
	Q1	Q2	Q3	Q4		Q1
	Decode	Read literal 'n'	Process Data	No operation		Decode
Exan	nple: PC After Instructio If Overflo PC If Overflo PC	= ad on ow = 0; = ad ow = 1;	BNOV Jump dress (HERE dress (Jump dress (HERE)		aple: PC After Instruction If Zero PC If Zero PC

Oper		(PC) + 2 +	,	;	
Statu	s Affected:	None			
Enco	ding:	1110	0001	nnnn	nnnn
Desc	ription:	If the Zero will branch	-	then the p	rogram
		The 2's con added to th incremente instruction, PC + 2 + 2 two-cycle in	e PC. Sir d to fetch the new n. This in	nce the PC in the next address v struction i	will have
Word	s:	1			
Cycle	es:	1(2)			
Q C If Ju	ycle Activity: mp:				
	Q1	Q2	Q3		Q4
	Decode	Read literal 'n'	Proce Data		Vrite to PC
	No	No	No		No
	operation	operation	operat	ion op	peration
lf No	o Jump:				
	Q1	Q2	Q3		Q4
	Decode	Read literal	Proce		No
		ʻn'	Data	a op	peration
<u>Exan</u>	<u>nple:</u>	HERE	BNZ	Jump	
	Before Instruc PC After Instructic	= ac	Idress (H	ERE)	
	If Zero PC If Zero PC	= 0; = ac = 1;	Idress (J Idress (H	ump) ERE + 2)

Branch if Not Zero

 $\begin{array}{ll} BNZ & n \\ -128 \leq n \leq 127 \\ \mbox{if Zero bit is `0',} \end{array}$

BRA		Unconditio	onal Branch					
Synta	ax:	BRA n						
Oper	ands:	-1024 ≤ n ≤	$-1024 \le n \le 1023$					
Oper	ation:	(PC) + 2 + 2	$2n \rightarrow PC$					
Statu	s Affected:	None						
Enco	ding:	1101	0nnn nr	nnn nnnn				
Desc	ription:	the PC. Sin incremente instruction,	ce the PC wi d to fetch the the new add n. This instrue	next ress will be				
Word	ls:	1						
Cycle	es:	2						
QC	ycle Activity:							
	Q1	Q2	Q3	Q4				
	Decode	Read literal 'n'	Process Data	Write to PC				
	No operation	No operation	No operation	No operation				
	n <u>ple:</u> Before Instruc PC After Instructio PC	= ad	BRA Jumj dress (HERF dress (Jump	2)				

BSF	Bit Set f			
Syntax:	BSF f, b	{,a}		
Operands:	$\begin{array}{l} 0\leq f\leq 255\\ 0\leq b\leq 7\\ a\in [0,1] \end{array}$			
Operation:	$1 \rightarrow \text{f}$			
Status Affected:	None			
Encoding:	1000	bbba	ffff	ffff
Description:	Bit 'b' in reg	gister 'f' is	s set.	
	If 'a' is '0', t If 'a' is '1', t GPR bank If 'a' is '0' a set is enab in Indexed mode wher Section 25 Bit-Oriente	the BSR is (default). and the ex led, this in Literal Of never $f \leq S$ 5.2.3 "Byt	s used to a stended in Instruction fset Addre 95 (5Fh). a se-Oriente	select the struction operates essing See ed and
	Literal Off		•••	
Words:	1			
Cycles:	1			
Q Cycle Activity:				
Q1	Q2	Q3		Q4
Decode	Read	Proce		Write
	register 'f'	Data	ı reç	gister 'f'

Example:

Before Instruction FLAG_REG = 0Ah After Instruction FLAG_REG = 8Ah

BSF

FLAG_REG, 7, 1

© 2009 Microchip Technology Inc.

BTFS	C	Bit Test File	, Skip if Clear		BTFS	s	Bit Test File	, Skip if Set	
Synta	IX:	BTFSC f, b	{,a}		Synta	IX:	BTFSS f, b {	,a}	
Opera	ands:	0 ≤ f ≤ 255 0 ≤ b ≤ 7 a ∈ [0,1]			Opera	ands:	0 ≤ f ≤ 255 0 ≤ b < 7 a ∈ [0,1]		
Opera	ation:	skip if (f)	= 0		Oper	ation:	skip if (f)	= 1	
Status	s Affected:	None			Statu	s Affected:	None		
Enco	dina:	1011	bbba ff	ff ffff	Enco	dina [.]	1010	bbba ffi	ff ffff
	ription:		gister 'f' is '0', t			ription:		gister 'f' is '1', t	
		instruction is the next instruction current instruction and a NOP is	skipped. If bit ruction fetched uction executio executed inst cle instruction.	'b' is '0', then during the n is discarded ead, making			instruction is the next instru- current instru- and a NOP is	skipped. If bit ruction fetched uction executio executed inste cle instruction.	'b' is '1', then during the n is discarded
		-	BSR is used to	is selected. If select the				e Access Bank BSR is used to lefault).	
		is enabled, ti Indexed Lite whenever f ≤ Section 25.2 Bit-Oriented	d the extended his instruction of ral Offset Addr ≤ 95 (5Fh). See 2.3 "Byte-Orie d Instructions at Mode" for d	essing mode nted and in Indexed			set is enable Indexed Lite whenever f ≤ Section 25.2 Bit-Oriented	d the extended d, this instruction ral Offset Addro S 95 (5Fh). See 2.3 "Byte-Orie I Instructions at Mode" for de	on operates in essing mode e nted and in Indexed
Word	s:	1			Word	s:	1		
Cycle	s:	•	cles if skip and 2-word instruc		Cycle	S:		/cles if skip and a 2-word instru	
QC	cle Activity:	,			QC	cle Activity:	,		
,	Q1	Q2	Q3	Q4		Q1	Q2	Q3	Q4
	Decode	Read	Process	No		Decode	Read	Process	No
		register 'f'	Data	operation			register 'f'	Data	operation
lf ski					lf ski	•			
	Q1	Q2	Q3	Q4		Q1	Q2	Q3	Q4
	No operation	No operation	No operation	No operation		No operation	No operation	No operation	No operation
lfski	•	by 2-word ins		operation	lfski	•	by 2-word inst		operation
11 31(1	Q1	Q2	Q3	Q4	11 514	Q1	Q2	Q3	Q4
	No	No	No	No		No	No	No	No
	operation	operation	operation	operation		operation	operation	operation	operation
	No	No	No	No		No	No	No	No
	operation	operation	operation	operation		operation	operation	operation	operation
<u>Exam</u>	iple:	HERE BI FALSE : TRUE :	IFSC FLAG	, 1, 0	<u>Exam</u>	iple:	HERE BI FALSE : TRUE :	FSS FLAG	, 1, 0
I	Before Instruct	ion				Before Instruct	ion		
	PC	= add	ress (HERE)			PC		ress (HERE)	
	After Instructio					After Instructio			
	If FLAG<' PC	-,	ress (TRUE)			If FLAG< PC		ress (FALSE)	
	If FLAG<	1> = 1;		、 、		If FLAG<	1> = 1;	, ,	
	PC	= add	ress (FALSE)		PC	= add	ress (TRUE)	

BTG	Bit Toggle f	BOV	Branch if Overflow
Syntax:	BTG f, b {,a}	Syntax:	BOV n
Operands:	$0 \le f \le 255$	Operands:	$-128 \le n \le 127$
	0 ≤ b < 7 a ∈ [0,1]	Operation:	if Overflow bit is '1', (PC) + 2 + 2n \rightarrow PC
Operation:	$(f < b >) \rightarrow f < b >$	Status Affected:	None
Status Affected:	None	Encoding:	1110 0100 nnnn nnnn
Encoding: Description:	0111 bbba ffff ffff Bit 'b' in data memory location 'f' is	Description:	If the Overflow bit is '1', then the program will branch.
	inverted. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default).		The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be
	If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing	Words:	PC + 2 + 2n. This instruction is then a two-cycle instruction. 1
	mode whenever f ≤ 95 (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.	Cycles: Q Cycle Activity: If Jump:	1(2)
Words:	1	Q1	Q2 Q3 Q4
Cycles:	1	Decode	Read literal Process Write to PC 'n' Data
Q Cycle Activity:		No	No No No
Q1	Q2 Q3 Q4	operation	operation operation operation
Decode	Read Process Write	If No Jump:	
	register 'f' Data register 'f'	Q1	Q2 Q3 Q4
Example:	BTG PORTC, 4, 0	Decode	Read literalProcessNo'n'Dataoperation
Before Instru PORTC After Instruct PORTC	= 0111 0101 [75h] ion:	<u>Example:</u> Before Instruc PC	HERE BOV Jump ction = address (HERE)
		After Instructi If Overfl PC If Overfl PC	ow = 1; = address (Jump) ow = 0;

ΒZ		Branch if Z	ero	
Synta	ax:	BZ n		
Oper	ands:	-128 ≤ n ≤ 1	127	
Oper	ation:	if Zero bit is (PC) + 2 + 2	,	
Statu	s Affected:	None		
Enco	ding:	1110	0000 nn	nn nnnn
Desc	ription:	If the Zero I will branch.	oit is '1', then	the program
		added to the incremented instruction,	d to fetch the the new addro n. This instruc	e PC will have next ess will be
Word	ls:	1		
Cycle	es:	1(2)		
Q C If Ju	ycle Activity: mp:			
	Q1	Q2	Q3	Q4
	Decode	Read literal 'n'	Process Data	Write to PC
	No	No	No	No
	operation	operation	operation	operation
lf No	o Jump:	00	00	0.4
	Q1	Q2	Q3	Q4
	Decode	Read literal 'n'	Process Data	No operation
	<u> </u>		Dala	
Exan	nple:	HERE	BZ Jump	
	Before Instruc	tion	_	
	PC After Instructio	= ad	dress (HERE)
	If Zero	= 1;		
	PC If Zero	= ad = 0;	dress (Jump)
	PC		dress (HERE	+ 2)

Syntox		-1			
Syntax: Operands:	CALL k {, $0 \le k \le 104$	•			
o <i>i</i>	s ∈ [0,1]				
Operation:	$(PC) + 4 \rightarrow K \rightarrow PC < 20$ if s = 1, $(W) \rightarrow WS,$ $(STATUS) \rightarrow B$ $(BSR) \rightarrow B$):1>; → STATU	ISS,		
Status Affected:	None				
Encoding: 1st word (k<7:0>) 2nd word(k<19:8>)	1110 1111	110s k ₁₉ kkk	k ₇ kk kkk		kkkk ₍ kkkk
	(PC+ 4) is p If 's' = 1, th	e W, STA	TUS a	ind E	BSR
	registers ar respective STATUSS update occ 20-bit value	shadow ro and BSRS urs (defai e 'k' is load	egister S. If 's' ult). Th ded inf	rs, W = 0, nen, to P0	/S, , no the C<20:1:
Words:	respective STATUSS a update occ 20-bit value CALL is a t	shadow ro and BSRS urs (defai e 'k' is load	egister S. If 's' ult). Th ded inf	rs, W = 0, nen, to P0	/S, , no the C<20:1:
	respective STATUSS a update occ 20-bit value	shadow ro and BSRS urs (defai e 'k' is load	egister S. If 's' ult). Th ded inf	rs, W = 0, nen, to P0	/S, , no the C<20:1:
Cycles:	respective : STATUSS : update occ 20-bit value CALL is a to 2	shadow ro and BSRS urs (defai e 'k' is load	egister S. If 's' ult). Th ded inf	rs, W = 0, nen, to P0	/S, , no the C<20:1:
	respective : STATUSS : update occ 20-bit value CALL is a to 2	shadow ro and BSRS urs (defai e 'k' is load	egister S. If 's' ult). Th ded inf instruc	rs, W = 0, nen, to P0	/S, , no the C<20:1:
	respective STATUSS a update occ 20-bit value CALL is a t 2 2	shadow ra and BSRS urs (defai e 'k' is load wo-cycle i	egister S. If 's' ult). Tr ded int instruc	rs, W = 0, nen, to PC ction ction	/S, , no the C<20:1:
Cycles: Q Cycle Activity: Q1 Decode No	respective s STATUSS a update occ 20-bit value CALL is a t 2 2 Q2 Read literal 'k'<7:0>,	shadow ru and BSRS urs (defau e 'k' is load wo-cycle Q3 Push P0 stack No	egister S. If 's' ult). Tr ded inf instruc	rs, W = 0, hen, to PC ttion Rea 'k'< Write	/S, , no the C<20:1: d litera 19:8>, <u>e to PC</u> No
Cycles: Q Cycle Activity: Q1 Decode	respective s STATUSS a update occ 20-bit value CALL is a t 2 2 Q2 Read literal 'k'<7:0>,	shadow ru and BSRS urs (defai e 'k' is load wo-cycle Q3 Push P0 stack	egister S. If 's' ult). Tr ded inf instruc	rs, W = 0, hen, to PC ttion Rea 'k'< Write	/S, , no the C<20:1: d litera .19:8>, e to PC
Cycles: Q Cycle Activity: Q1 Decode No operation	respective s STATUSS a update occ 20-bit value CALL is a t 2 2 Q2 Read literal 'k'<7:0>,	shadow ru and BSRS urs (defau e 'k' is load wo-cycle Q3 Push P0 stack No	egister S. If 's' ult). Th ded inf instruc	rs, W = 0, nen, to PC ction 'k'< Write ope	/S, , no the C<20:1: d litera 19:8>, <u>e to PC</u> No
Cycles: Q Cycle Activity: Q1 Decode No	respective s STATUSS a update occ 20-bit value CALL is a tr 2 2 Q2 Read literal 'k'<7:0>, No operation HERE	shadow ro and BSRS urs (defau e 'k' is load wo-cycle wo-cycle Q3 Push PC stack No operati	egister S. If 's' ult). Tr ded inf instruc	rs, W = 0, nen, to PC ction 'k'< Write ope	/S, , no the C<20:1: d litera 19:8>, <u>e to PC</u> No

CLRF	Clear f				
Syntax:	CLRF f{,;	a}			
Operands:	0 ≤ f ≤ 255 a ∈ [0,1]				
Operation:	$\begin{array}{l} 000h \rightarrow f, \\ 1 \rightarrow Z \end{array}$				
Status Affected:	Z				
Encoding:	0110	101a	ffff	ffff	
Description:	Clears the or register.	contents	of the sp	ecified	
	If 'a' is '0', t If 'a' is '1', t GPR bank	he BSR i			
	If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details				
Words:	1				
Cycles:	1				
Q Cycle Activity:					
Q1	Q2	Q3		Q4	
Decode	Read register 'f'	Proce Data		Write egister 'f'	
Example:	CLRF	FLAG_	REG,1		
Before Instruction FLAG_REG = 5Ah After Instruction FLAG_REG = 00h					

CLRWDT Clear Watchdog Timer					
Syntax:	CLRWDT				
Operands:	None				
Operation:					
Status Affected:	TO, PD				
Encoding:	0000	0000	0000	0100	
Description:	CLRWDT instruction resets the Watchdog Timer. It also resets the postscaler of the WDT. Status bits, TC and PD, are set.				
Words:	1				
Cycles:	1				
Q Cycle Activity:					
Q1	Q2	Q3	1	Q4	
Decode	No operation	Proce Data		No peration	
Example: CLRWDT					
Before Instruction WDT Counter = ?					

00h

0

=

= 1 = 1

After Instruction

TO PD

WDT Counter

WDT Postscaler =

COMF	Compleme	ent f		CPF	SEQ	Compare f	with W, Skip	if f = W
Syntax:	COMF f	{,d {,a}}		Synt	ax:	CPFSEQ	f {,a}	
Operands:	0 ≤ f ≤ 255			Oper	rands:	$0 \leq f \leq 255$		
	$d \in \left[0,1\right]$					a ∈ [0,1]		
	a ∈ [0,1]			Oper	ration:	(f) – (W),		
Operation:	$(\overline{f}) \rightarrow dest$					skip if (f) =	(W) comparison)	
Status Affected:	N, Z			State	is Affected:	None	ompanson)	
Encoding:	0001	11da ff	ff ffff		oding:	0110	001a ff:	ff ffff
Description:	complemer stored in W	nts of register 'f nted. If 'd' is '0 /. If 'd' is '1', th k in register 'f'	', the result is e result is		cription:	Compares location 'f' t		f data memory of W by
	lf 'a' is '0', t	the Access Ba the BSR is use	nk is selected. d to select the			discarded a	en the fetched and a NOP is en aking this a two	xecuted
	set is enab in Indexed	Ind the extend led, this instruct Literal Offset	ction operates Addressing				he BSR is use	nk is selected. d to select the
	Section 25 Bit-Oriente	never f ≤ 95 (5 5.2.3 "Byte-Or ed Instruction set Mode" for	iented and s in Indexed			set is enabl in Indexed	nd the extended ed, this instruct Literal Offset A bever f \leq 95 (5)	ction operates Addressing
Words:	1						.2.3 "Byte-Or	
Cycles:	1						d Instruction	
Q Cycle Activity:						Literal Offs	set Mode" for	details.
Q1	Q2	Q3	Q4	Word	ds:	1		
Decode	Read register 'f'	Process Data	Write to destination	Cycl	es:		cles if skip and 2-word instru	
				QC	ycle Activity:	2		
Example:	COMF	REG, 0, 0			Q1	Q2	Q3	Q4
Before Instruc REG	tion = 13h				Decode	Read	Process	No
After Instructio				16 - 1		register 'f'	Data	operation
REG	= 13h			lf sk	Q1	Q2	Q3	Q4
W	= ECh				No	No	No	No
					operation	operation	operation	operation
				lf sk	ip and followe	d by 2-word in	struction:	
					Q1	Q2	Q3	Q4
					No	No	No	No
					operation No	operation No	operation No	operation No
					operation	operation	operation	operation
				<u>Exar</u>	nple:	HERE NEQUAL EQUAL	CPFSEQ REG :	G, O
					Before Instruc	ction		

W; Address (EQUAL) W; Address (NEQUAL)

PC Address = W = REG =

After Instruction If REG PC If REG PC HERE ? ?

= = ≠

CPFS	SGT	Compare f	with W, Skip	if f > W			
Synta	ax:	CPFSGT	f {,a}				
Oper		$0 \le f \le 255$					
		a ∈ [0,1]					
Oper	ation:	(f) - (W),					
		skip if (f) >	· ,				
		(unsigned c	omparison)				
Statu	s Affected:	None					
Enco	ding:	0110	010a fff	ff ffff			
Desc	ription:	Compares t	he contents of	data memory			
			o the contents an unsigned s				
		If the conte	nts of 'f' are gre	eater than the			
			WREG, then t				
			s discarded ar				
		two-cycle ir	stead, making struction.	this a			
		lf 'a' is '0', t	he Access Bar	nk is selected.			
		lf 'a' is '1', t	he BSR is used	d to select the			
		GPR bank ((default).				
			nd the extende				
			ed, this instruc	•			
			Literal Offset A ever f ≤ 95 (5F	0			
			.2.3 "Byte-Ori				
			d Instruction				
		Literal Offs	set Mode" for	details.			
Word	s:	1					
Cycle	es:	1(2)					
			ycles if skip ar				
~ ~		by	a 2-word instru	uction.			
QC	ycle Activity:	02	03	04			
	Q1 Decode	Q2 Read	Q3 Process	Q4 No			
	Decode	register 'f'	Data	operation			
lf sk	ip:	- 3					
-	Q1	Q2	Q3	Q4			
	No	No	No	No			
	operation	operation	operation	operation			
IT SK	ip and followe	d by 2-word in: Q2	struction: Q3	Q4			
	No	No	No	No			
	operation	operation	operation	operation			
	No	No	No	No			
	operation	operation	operation	operation			
Even				~ ^			
Exam	<u>ipie:</u>	HERE NGREATER	CPFSGT RE	G, U			
		GREATER	:				
	Before Instruc						
	PC		dress (HERE))			
	W	= ?					
	After Instructic If REG						
	IT REG PC		dress (GREAT	FER)			
	If REG PC	≤ W;					
	FC	- A0	dress (NGREA	AILK)			

CPF	SLT	Compare f	with W, Skip	if f < W
Synta	ax:	CPFSLT	f {,a}	
Oper	ands:	$0 \leq f \leq 255$		
		a ∈ [0,1]		
Oper	ation:	(f) - (W),		
		skip if (f) <	(W) comparison)	
Statu	is Affected:	None	ompanson	
		0110	000a fff	f ffff
	oding:			
Desc	pription:	location 'f' t	the contents of o the contents an unsigned s	of W by
		contents of instruction	nts of 'f' are les W, then the fe is discarded ar stead, making istruction.	tched nd a NOP is
			he Access Bar he BSR is use (default).	
Word	ds:	1		
Cycle	es:	1(2)		
			cles if skip an	
~ ~		by a	a 2-word instru	ction.
QC	ycle Activity: Q1	Q2	Q3	Q4
	Decode	Read	Process	No
		register 'f'	Data	operation
lf sk	ip:			
	Q1	Q2	Q3	Q4
	No	No	No	No
lfsk	operation	operation	operation	operation
11 51	Q1	Q2	Q3	Q4
	No	No	No	No
	operation	operation	operation	operation
	No	No	No	No
	operation	operation	operation	operation
<u>Exar</u>	nple:	NLESS	CPFSLT REG, :	1
	Before Instruc	tion		
	PC		dress (HERE))
	W After Instruction	= ?		
	If REG	< W;		
	PC If REG	= Ad ≥ W:	dress (LESS))
	PC		dress (NLESS	S)

DAW	Decimal A	djust W Regis	ster	DECF	Decremen	f	
Syntax:	DAW			Syntax:	DECF f{,	l {,a}}	
Operands:	None			Operands:	$0 \leq f \leq 255$		
Operation:	•	> 9] or [DC = 1 $6 \rightarrow W < 3:0>;$			$\begin{array}{l} d \in [0,1] \\ a \in [0,1] \end{array}$		
	else			Operation:	$(f) - 1 \rightarrow de$	est	
	(W<3:0>) -	→ W<3:0>		Status Affected:	C, DC, N, 0	DV, Z	
	lf [W<7:4>	> 9] or [C = 1],	then	Encoding:	0000	01da ff	ff ffff
	(W<7:4>) + C = 1; else (W<7:4>) -	$0 \rightarrow W < 7:4>$, $\rightarrow W < 7:4>$		Description:	result is sto	register 'f'. If red in W. If 'd red back in re	' is '1', the
Status Affected: Encoding:	C	0000 000			lf 'a' is '0', t	he Access Ba he BSR is use (default).	
Description:	resulting fro variables (e and produc result.	ts the eight-bit om the earlier a each in packed es a correct pa	addition of two I BCD format)		If 'a' is '0' a set is enab in Indexed mode wher	nd the extend ed, this instru Literal Offset lever f ≤ 95 (5 .2.3 "Byte-O	iction operate Addressing 5Fh). See
Words: Cycles:	1 1				Bit-Oriente	d Instruction	ns in Indexe
Q Cycle Activity:				Words:	1		
Q1	Q2	Q3	Q4	Cycles:	1		
Decode	Read register W	Process Data	Write W	Q Cycle Activity:		02	04
		-		Q1 Decode	Q2 Read	Q3 Process	Q4 Write to
Example 1:	DAW			Decode	register 'f'	Data	destination
Before Instrue W	ction = A5h						
С	= 0			Example:	DECF	CNT, 1, ()
DC After Instructi	= 0			Before Instru	uction		
W	= 05h			CNT Z	= 01h = 0		
C	= 1			∠ After Instruc	•		
DC	= 0			CNT	= 00h		
Example 2:				Z	= 1		
Before Instru							
W C	= CEh = 0						
DC	= 0						
After Instructi W	on = 34h						
	= 3411						
C DC	= 0						

DEC	FSZ	Decrement	f, Skip if 0			
Synta	ax:	DECFSZ f	⁺ {,d {,a}}			
Oper	ands:	$\begin{array}{l} 0 \leq f \leq 255 \\ d \in [0,1] \\ a \in [0,1] \end{array}$	d ∈ [0,1]			
Oper	ation:	(f) – 1 \rightarrow de skip if result	-			
Statu	is Affected:	None				
Enco	oding:	0010	11da fff	f ffff		
Desc	ription:	decremente placed in W	ts of register 'f ed. If 'd' is '0', ' /. If 'd' is '1', th < in register 'f'	the result is le result is		
		which is alro and a NOP i	is '0', the nex eady fetched i s executed ins le instruction.	s discarded		
			ne Access Bar ne BSR is use (default).			
		set is enablin in Indexed I mode when Section 25 Bit-Oriente	nd the extended ed, this instruct Literal Offset A ever $f \le 95$ (5) .2.3 "Byte-Or ad Instruction set Mode" for	ction operates Addressing Fh). See iented and s in Indexed		
Word	ls:	1				
Cycle	es:		rcles if skip an 2-word instru			
QC	ycle Activity:					
	Q1	Q2	Q3	Q4		
	Decode	Read register 'f'	Process Data	Write to destination		
lf sk	ip:	<u> </u>	ł	4		
	Q1	Q2	Q3	Q4		
	No	No	No	No		
lfeb	operation	operation d by 2-word in:	operation	operation		
11 31	Q1	Q2	Q3	Q4		
	No	No	No	No		
	operation	operation	operation	operation		
	No operation	No operation	No operation	No operation		
Example:		HERE	DECFSZ GOTO	CNT, 1, 1 LOOP		
	Before Instruc	CONTINUE				
		= Address				
	CNT If CNT PC	= CNT – 1 = 0; = Address)		
	If CNT	≠ 0;				
	PC	= Address	6 (HERE + 2)		

Syntax:DCFSNZf {d {.a}}Operands: $0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$ Operation:(f) $-1 \rightarrow dest$, skip if result $\neq 0$ Status Affected:NoneEncoding: $\boxed{0100 \ 11da \ ffff \ ffff}}$ Description:The contents of register 'f are decremented. If 'd' is '0', the result is placed in W. If 'd' is '0', the result is placed back in register 'f (default). If the result is not '0', the next instruction which is already fetched is discarded and a NOP is executed instead, making it a two-cycle instruction. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented Instruction.Words:1Cycles:1(2) Note:Q Cycle Activity:Q1Q1Q2Q3Q4NoNoNoNoQ1Q2Q3Q4No<	DCF	DCFSNZ Decrement f, Skip if Not 0					
$\begin{array}{ccccccc} d \in [0,1] \\ a \in [0,1] \\ a \in [0,1] \\ a \in [0,1] \\ \end{array} \\ \begin{array}{ccccccccccccccccccccccccccccccccccc$	Synta	ax:	DCFSNZ	f {,d {,a}}			
skip if result $\neq 0$ Status Affected:NoneEncoding: 0100 $11da$ ffffffffDescription:The contents of register 'f' are decremented. If 'd' is '0', the result is placed back in register 'f' (default). If the result is not '0', the next instruction which is already fetched is discarded and a NOP is executed instraction which is already fetched is discarded and a NOP is executed instruction. If 'a' is '0', the Access Bank is selected. If 'a' is '0', the Access Bank is selected. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.Words:1Cycles1(2) Note:Note:1Cycle Activity: $Q1$ Q1Q2Q3Q4DecodeRead register 'f'ProcessWrite to register 'f'DatadestinationIf skipQ1Q2Q3Q3Q4No <td>Oper</td> <td>ands:</td> <td>$d \in [0,1]$</td> <td colspan="4">d ∈ [0,1]</td>	Oper	ands:	$d \in [0,1]$	d ∈ [0,1]			
Encoding: $\begin{array}{c c c c c c c c c c c c c c c c c c c $	Oper	ation:	()	-			
Description: The contents of register 'f' are decremented. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default). If the result is not '0', the next instruction which is already fetched is discarded and a NOP is executed instead, making it a two-cycle instruction. If 'a' is '0', the Access Bank is selected. If 'a' is '0', the Access Bank is selected. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f \leq 95 (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details. Words: 1 Cycles: 1(2) Note: 3 cycles if skip and followed by a 2-word instruction. Q Cycle Activity: Q1 Q2 Q3 Q4 Decode Read Process Write to register 'f' Data destination If skip: Q1 Q2 Q3 Q4 No No No No No operation operation operation if skip and followed by 2-word instruction: Q1 Q2 Q3 Q4 No No No No No operation operation operation operation If skip and followed by 2-word instruction: Q1 Q2 Q3 Q4 No No No No No operation operation operation If skip and followed by 2-word instruction: Q1 Q2 Q3 Q4 No No No No No operation operation operation operation If skip and followed by 2-word instruction: Q1 Q2 Q3 Q4 No No No No No operation operation operation operation If skip = ? After Instruction TEMP = ? After Instruction TEMP = ? After Instruction TEMP = TEMP - 1, If TEMP = 0; PC = Address (ZERO) If TEMP \neq 0;	Statu	is Affected:	None				
decremented. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default). If the result is not '0', the next instruction which is already fetched is discarded and a NOP is executed instead, making it a two-cycle instruction. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details. Words: 1 Cycles 1(2) Note: Note: 3 cycles if skip and followed by a 2-word instruction. Q Cycle Activity: Q1 Q1 Q2 Q3 Q2 Q3<	Enco	oding:	0100	11da	fff	f ffff	
instruction which is already fetched is discarded and a NOP is executed instead, making it a two-cycle instruction. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details. Words: 1 Cycles: 1(2) Note: 3 cycles if skip and followed by a 2-word instruction. Q Cycle Activity: Q1 Q2 Q3 Q4 Decode Read Process Write to register 'f' Data destination If skip: Q1 Q2 Q3 Q4 No No No No No operation operation operation operation operation operation If skip and followed by 2-word instruction: Q1 Q2 Q3 Q4 No No No No No operation operation operation If skip and followed by 2-word instruction: Q1 Q2 Q3 Q4 No No No No No operation operation operation If skip and followed by 2-word instruction: Q1 Q2 Q3 Q4 No No No No No operation operation operation If skip and followed by 2-word instruction: Q1 Q2 Q3 Q4 No No No No operation operation operation If skip and followed by 2-word instruction: Q1 Q2 Q3 Q4 No No No No operation operation operation peration operation operation If skip and followed by 2-word instruction: Q1 Q2 Q3 Q4 No No No No operation operation operation If skip and followed by 2-word instruction: Q1 Q2 Q3 Q4 No No No No operation operation operation peration operation operation No No No No operation operation operation If temp = ? After Instruction TEMP = ? After Instruction TEMP = TEMP = 1, If TEMP = 0; PC = Address (ZERO) If TEMP \neq 0;	Desc	ription:	decremer placed in	ited. If 'd' is W. If 'd' is	s '0', t '1', th	he result is e result is	
If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details. Words: 1 Cycles: 1(2) Note: 3 cycles if skip and followed by a 2-word instruction. Q Cycle Activity: Q1 Q2 Q3 Q4 Decode Read Process Write to destination If skip: Q1 Q2 Q3 Q4 No No No No No operation operation If skip and followed by 2-word instruction: Q1 Q2 Q3 Q4 No No No No No operation operation If skip and followed by 2-word instruction: Q1 Q2 Q3 Q4 No No No No No operation operation If skip and followed by 2-word instruction: Q1 Q2 Q3 Q4 No No No No No operation operation If skip and followed by 2-word instruction: Q1 Q2 Q3 Q4 No No No No No operation operation Example: HERE DCFSNZ TEMP, 1, 0 ZERO : NZERO : Before Instruction TEMP = ? After Instruction TEMP = ? After Instruction TEMP = O; PC = Address (ZERO) If TEMP \neq O;			instructior discarded instead, n	instruction which is already fetched is discarded and a ${\tt NOP}$ is executed instead, making it a two-cycle			
set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f \leq 95 (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details. Words: 1 Cycles: 1(2) Note: 3 cycles if skip and followed by a 2-word instruction. Q Cycle Activity: Q1 Q2 Q3 Q4 Decode Read Process Write to register 'f' Data destination If skip: Q1 Q2 Q3 Q4 No No No No No operation operation operation If skip and followed by 2-word instruction: Q1 Q2 Q3 Q4 No No No No No operation operation operation If skip and followed by 2-word instruction: Q1 Q2 Q3 Q4 No No No No No operation operation operation If skip and followed by 2-word instruction: Q1 Q2 Q3 Q4 No No No No No operation operation operation set set set and perform operation operation No No No No operation operation operation operation Example: HERE DCFSNZ TEMP, 1, 0 ZERO : NZERO : Before Instruction TEMP = ? After Instruction TEMP = ? After Instruction TEMP = O; PC = Address (ZERO) If TEMP \neq O;			lf 'a' is '1',	the BSR is			
Words:1Cycles:1(2) Note:Note:3 cycles if skip and followed by a 2-word instruction.Q Cycle Activity: $\ Q1 Q2 Q3 Q4$ $Q codeReadregister 'f'Q1 Q2 Q3 Q4If skip:\ Q1 Q2 Q3 Q4Q1 Q2 Q3 Q4Q2 Q3 Q4Q1 Q2 Q3 Q4Q2 Q3 Q4Q2 Q3 Q4Q4 Q4 Q4$	set is enabled, this instruction opera in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Index				tion operates ddressing Th). See ented and s in Indexed		
Note: 3 cycles if skip and followed by a 2-word instruction.Q Cycle Activity:Q1Q2Q3Q4DecodeRead register 'f'ProcessWrite to destinationIf skip:Q1Q2Q3Q4NoNoNoNooperationoperationoperationIf skip and followed by 2-word instruction:Q1Q2Q3Q4NoNoNoNoNooperationoperationoperationoperationIf skip and followed by 2-word instruction:Q1Q2Q3Q4NoNoNoNoNooperationoperationoperationoperationIf skip and followed by 2-word instruction:Q1Q2Q3Q4NoNoNoNoNooperationoperationoperationoperationOperationoperationoperationoperationDecompositionoperationoperationExample:HEREDCFSNZTEMP, 1, 0ZERO:Before InstructionTEMPTEMP=TEMP=PC=After InstructionTEMPTEMP=O;=PC=Address (ZERO)=If TEMP=O;	Word	ls:	1				
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Cycle	es:	Note: 3	•	•		
$\begin{tabular}{ c c c c c c c } \hline Decode & Read register 'f' & Process & Write to destination \\ \hline \end{tabular} \\ \hline \$	QC	ycle Activity:					
register f'DatadestinationIf skip:Q1Q2Q3Q4NoNoNoNooperationoperationoperationoperationoperationoperationIf skip and followed by 2-word instruction:Q1Q2Q3Q4NoNoNoNooperationoperationoperationoperationoperationNoNoNoNooperationNoNoNoNooperationoperationoperationNoNoNoNooperationoperationoperationExample:HEREDCFSNZTEMP, 1, 0ZERO:NZERO:Before InstructionTEMP=TEMP=?After InstructionTEMP=TEMP=0;PC=Address (ZERO)If TEMP=If TEMP=0;		Q1	Q2	Q3		Q4	
If skip: Q1 Q2 Q3 Q4 No No No No operation operation operation If skip and followed by 2-word instruction: Q1 Q2 Q3 Q4 No No No No operation operation operation No No No No operation operation operation No No No No operation operation Example: HERE DCFSNZ TEMP, 1, 0 ZERO : NZERO : Before Instruction TEMP = ? After Instruction TEMP = TEMP - 1, If TEMP = 0; PC = Address (ZERO) If TEMP \neq 0;		Decode					
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			register 'f'	Data	l	destination	
No operationNo operationNo operationNo operationIf skip and followed by 2-word instruction:Q1Q2Q3Q4NoNoNo operationNo operationNo operationNoNoNoNo operationNo operationNoNoNoNo operationNo operationNoNoNoNo operationNoNoNo operationNo operationExample:HERE ZEROCFSNZ NZEROTEMP, 1, 0 ZEROExample:HERE NZEROCFSNZ NZEROTEMP, 1, 0 ZEROTEMP PC=7 After Instruction TEMPTEMP – 1, If TEMPFC PC FC If TEMP=CFMP – 1, O;	IT SK	•	00	02		04	
operationoperationoperationoperationIf skip and followed by 2-word instruction:Q1Q2Q3Q4NoNoNoNooperationoperationoperationoperationNoNoNoNoNooperationoperationoperationoperationNoNoNoNoNooperationoperationoperationoperationNoNoNoNoNooperationoperationoperationoperationExample:HEREDCFSNZTEMP, 1, 0ZERO:NZERO:Before InstructionTEMP=TEMP=?After InstructionTEMP=TEMP=O;PC=Address (ZERO)If TEMP $=$ If TEMP \neq O;							
If skip and followed by 2-word instruction: Q1 Q2 Q3 Q4 No No No No operation operation operation No No No No No operation No No No No operation operation Example: HERE DCFSNZ TEMP, 1, 0 ZERO : NZERO : NZERO : Before Instruction TEMP = ? After Instruction TEMP = O; PC = Address (ZERO) If TEMP \neq O;					on		
NoNoNoNooperationoperationoperationoperationNoNoNoNooperationoperationoperationoperationoperationoperationExample:HEREDCFSNZTEMP, 1, 0ZERO:NZERONZERO:NZEROAfter InstructionTEMP=TEMP=TEMP-1,If TEMP=0;PC=Address (ZERO)If TEMP \neq 0;	lf sk						
$\begin{tabular}{ c c c c c c } \hline \mbox{operation} & \mbox{operation}$		Q1	Q2	Q3		Q4	
NoNoNoNooperationoperationoperationoperationExample:HEREDCFSNZTEMP, 1, 0ZERO:NZERO:Before InstructionTEMP=TEMP=?After InstructionTEMP=TEMP=0;PC=Address (ZERO)If TEMPIf TEMP \neq 0;							
operation operation operation operation Example: HERE DCFSNZ TEMP, 1, 0 ZERO : NZERO : Before Instruction TEMP = TEMP = ? After Instruction TEMP = TEMP = TEMP - 1, If TEMP = 0; PC = Address (ZERO) If TEMP ≠ 0;				-	on		
Example:HEREDCFSNZTEMP, 1, 0ZERO:NZERO:Before InstructionTEMP= ?After InstructionTEMP= TEMP - 1,If TEMP= 0;PC= Address (ZERO)If TEMP \neq 0; \neq							
$\begin{array}{rcl} & \mathbb{Z}\mathbb{E}\mathbb{R}\mathbb{O} & : \\ & \mathbb{N}\mathbb{Z}\mathbb{E}\mathbb{R}\mathbb{O} & : \\ \end{array}$ Before Instruction $\begin{array}{rcl} & \mathbb{T}\mathbb{E}\mathbb{M}\mathbb{P} & = & ? \\ & \mathbb{A}fter Instruction \\ & \mathbb{T}\mathbb{E}\mathbb{M}\mathbb{P} & = & 0; \\ & \mathbb{T}\mathbb{E}\mathbb{M}\mathbb{P} & = & 0; \\ & \mathbb{P}\mathbb{C} & = & \mathbb{A}ddress \ (\mathbb{Z}\mathbb{E}\mathbb{R}\mathbb{O}) \\ & \mathbb{I}f \ \mathbb{T}\mathbb{E}\mathbb{M}\mathbb{P} & \neq & 0; \end{array}$		operation	operation	operati	on	operation	
$\begin{array}{rcl} TEMP &=& ?\\ After Instruction && \\ TEMP &=& TEMP-1,\\ If TEMP &=& 0;\\ PC &=& Address \;(\texttt{ZERO})\\ If TEMP &\neq& 0; \end{array}$	<u>Exan</u>	nple:	ZERO	:	TEM	P, 1, 0	
TEMP = TEMP - 1, If TEMP = 0; PC = Address (ZERO) If TEMP ≠ 0;		TEMP	=	?			
If TEMP = 0; PC = Address (ZERO) If TEMP ≠ 0;				1			
PC = Address (ZERO) If TEMP ≠ 0;				• 0;			
		PC		Addres	Address (ZERO)		
					0;		

GOTO	Unconditio	onal Brai	nch				
Syntax:	GOTO k						
Operands:	$0 \le k \le 104$	8575					
Operation:	$k \rightarrow PC<20$):1>					
Status Affected:	None						
Encoding: 1st word (k<7:0>) 2nd word(k<19:8>)	1110 1111	- / 0					
Description:	anywhere v range. The	GOTO allows an unconditional branch anywhere within entire 2-Mbyte memory range. The 20-bit value 'k' is loaded into PC<20:1>. GOTO is always a two-cycle instruction.					
Words:	2						
Cycles:	2						
Q Cycle Activity:							
Q1	Q2	Q3			Q4		
Decode	Read literal 'k'<7:0>,	No operat	ion	'k'·	ad literal <19:8>, te to PC		
No	No	No			No		
operation	operation	operat	ion	ор	eration		
Example: GOTO THERE After Instruction PC = Address (THERE)							

INCF	Increment	f			
Syntax:	INCF f{,	d {,a}}			
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$				
Operation:	(f) + 1 \rightarrow d	est			
Status Affected:	C, DC, N,	OV, Z			
Encoding:	0010	10da	fff	f ff	ff
Description:	The conter incremente placed in V placed bac	ed. If'd'is V. If'd'is	'0', the '1', the	e result i e result is	
	If 'a' is '0', the Access Bank is selec If 'a' is '1', the BSR is used to select GPR bank (default).				
	If 'a' is '0' and the extended instruction set is enabled, this instruction operate in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.				ates g nd
Words:	1				
Cycles:	1				
Q Cycle Activity:					
Q1	Q2	Q3		Q4	
Decode	Read register 'f'	Proce Data		Write destinat	
Example:	INCF	CNT,	1, 0		
Before Instruc CNT Z DC After Instructio CNT Z C DC	= FFh = 0 = ? = ?				

INCF	sz	Increment	ncrement f, Skip if 0			
Synta	ax:	INCFSZ f	{,d {,a}}			
Oper	ands:	0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1]				
Oper	ation:	(f) + 1 \rightarrow de skip if resul	-			
Statu	s Affected:	None				
Enco	dina:	0011	11da	ffff	ffff	
	ription:	The conten incremente placed in W placed back	d. If 'd' is '0 /. If 'd' is '1' < in register	', the re , the rea 'f'. (def	sult is ault)	
		If the result which is alm and a NOP i it a two-cyc	eady fetche s executed	ed is dis insteac	carded	
		lf 'a' is '0', t If 'a' is '1', t GPR bank	he BSR is ι			
	If 'a' is '0' and the extended instruction set is enabled, this instruction operate in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.					
Word	s:	1				
Cycle	es:		cycles if ski a 2-word ir	-		
QC	ycle Activity:					
	Q1	Q2	Q3		Q4	
	Decode	Read	Process		/rite to	
lf sk	in:	register 'f'	Data	des	stination	
11 51	ιρ. Q1	Q2	Q3		Q4	
1	No	No	No		No	
	operation	operation	operation	n op	eration	
lf sk	ip and followe	d by 2-word in	struction:			
	Q1	Q2	Q3	-	Q4	
	No	No	No		No	
	operation	operation	operation	ו op	eration	
	No operation	No operation	No operatior		No eration	
	operation	operation	operation	, j ob	Gradion	
<u>Exan</u>	<u>nple:</u>	NZERO	INCFSZ :	CNT,	1, 0	
	Before Instruc PC	= Address	6 (HERE)			
	After Instructic CNT If CNT	= CNT + 7 = 0;				
	PC If CNT	= Address ≠ 0;	S (ZERO)			
	PC	≠ 0,= Address	(NZERO)			

INFS	NZ	Increment	f, Skip if Not	0		
Synta	ax:	INFSNZ f	{,d {,a}}			
Opera		$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$	$\begin{array}{l} 0 \leq f \leq 255 \\ d \in [0,1] \end{array}$			
Opera	ation:	(f) + 1 \rightarrow de skip if result				
Statu	s Affected:	None				
Enco	ding:	0100	10da ffi	ff ffff		
Desc	ription:	incremented placed in W	ts of register 'f d. If 'd' is '0', th /. If 'd' is '1', th < in register 'f'	ne result is e result is		
		instruction v discarded a	is not '0', the i which is alread nd a NOP is e king it a two-c	ly fetched is recuted		
			he Access Bar he BSR is use (default).			
		set is enabl in Indexed I mode when Section 25 Bit-Oriente	nd the extende ed, this instruc Literal Offset A ever f ≤ 95 (5F .2.3 "Byte-Ori d Instruction set Mode" for	tion operates ddressing Fh). See iented and s in Indexed		
Word	s:	1				
Cycle	es:	•	vcles if skip an a 2-word instru			
QC	cle Activity:					
	Q1	Q2	Q3	Q4		
	Decode	Read	Process	Write to		
lf ak		register 'f'	Data	destination		
lf ski	.Q1	Q2	Q3	Q4		
[No	No	No	No		
	operation	operation	operation	operation		
lf ski	ip and followed	d by 2-word ins	struction:			
г	Q1	Q2	Q3	Q4		
	No operation	No operation	No operation	No operation		
·	No	No	No	No		
	operation	operation	operation	operation		
<u>Exam</u>	-	ZERO NZERO	INFSNZ REG	, 1, 0		
Before Instruction PC = Address (HERE)			(HERE)			
	After Instructio	, 144, 666	, (11175)			
	REG	= REG + 7	1			
	If REG PC	\neq 0; = Address	(NZERO)			
	If REG PC	= 0; = Address	(ZERO)			

IORLW Inclusive OR Literal with W								
Synta	ax:	IORLW k						
Oper	ands:	$0 \le k \le 25$	5					
Oper	ation:	(W) .OR. k	$x \rightarrow W$					
Statu	is Affected:	N, Z						
Enco	oding:	0000	1001	kkkk	kkkk			
Desc	ription:	The conte eight-bit lit in W.						
Word	ls:	1	1					
Cycle	es:	1	1					
QC	ycle Activity:							
	Q1	Q2	Q3	5	Q4			
	Decode	Read literal 'k'	Proce Data		Write to W			
Exan	nple:	IORLW	35h					
Before Instruction W = 9Ah After Instruction								

Syntax:	IORWF 1	⁻ {,d {,a}}			
Operands:	0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1]				
Operation:	(W) .OR. (f	$) \rightarrow dest$			
Status Affected:	N, Z				
Encoding:	0001	00da :	fff	ffff	
Description: Inclusive OR W with register 'f'. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default).					
If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default).					
If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.					
Words:	1				
Cycles:	1				
Q Cycle Activity:					
Q1	Q2	Q3		Q4	
Decode	Read register 'f'	Process Data	-	Vrite to stination	
Example: IORWF RESULT, 0, 1 Before Instruction					

Inclusive OR W with f

Before Instruction	
RESULT =	13h
W =	91h
After Instruction	
RESULT =	13h
W =	93h

IORWF

DS39762E-page 386

W

=

BFh

LFSF	ર	Load FSR	Load FSR					
Synta	ax:	LFSR f, k	LFSR f, k					
Oper	ands:	$\begin{array}{l} 0 \leq f \leq 2 \\ 0 \leq k \leq 408 \end{array}$	$\begin{array}{l} 0 \leq f \leq 2 \\ 0 \leq k \leq 4095 \end{array}$					
Oper	ation:	$k\toFSRf$						
Statu	s Affected:	None						
Enco	ding:	1110 1111	1110 0000	00f k ₇ k]	-	k ₁₁ kkk kkkk		
Desc	ription:	The 12-bit file select r						
Word	ls:	2	2					
Cycle	es:	2	2					
QC	ycle Activity:							
	Q1	Q2	Q3			Q4		
	Decode	Read literal 'k' MSB	Proce Data		Write literal 'k' MSB to FSRfH			
	Decode	Read literal 'k' LSB	Process Data		Write litera 'k' to FSRf			
Example: LFSR 2, 3ABh After Instruction FSR2H = 03h FSR2L = ABh								

MOVF	:	Move f					
Syntax	C	MOVF f{	,d {,a}}				
Opera	nds:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$					
Opera	tion:	$f \rightarrow dest$					
Status	Affected:	N, Z					
Encod	ling:	0101	00da	ffff	ffff		
Descri	ption:	The contents of register 'f' are moved to a destination dependent upon the status of 'd'. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default). Location 'f' can be anywhere in the 256-byte bank.					
		If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default).					
		If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.					
Words	:	1					
Cycles	S:	1					
Q Cy	cle Activity:						
	Q1	Q2	Q3	3	Q4		
	Decode	Read register 'f'	Proce Data		Write W		
<u>Exam</u>	<u>ple:</u>	MOVF R	EG, 0,	0			

22h 22h

=

Example:	MOVF	REG
Before Instruct	ion	
REG	=	22h
W	=	FFh
After Instruction	n	

REG W

© 2009 Microchip Technology Inc.

MOVFF	Move f to f	F				
Syntax:	MOVFF f _s	,f _d				
Operands:	$0 \le f_s \le 409$ $0 \le f_d \le 409$					
Operation:	$(f_s) \to f_d$					
Status Affected:	None					
Encoding: 1st word (source) 2nd word (destin.)	1100 1111	ffff ffff	ffff ffff	ffff _s ffff _d		
Description:	The contents of source register ' f_s ' are moved to destination register ' f_d '. Location of source ' f_s ' can be anywhere in the 4096-byte data space (000h to FFFh) and location of destination ' f_d ' can also be anywhere from 000h to FFFh.					
		Either source or destination can be W (a useful special situation).				
	MOVFF is particularly useful for transferring a data memory location to a peripheral register (such as the transmit buffer or an I/O port).					
	The MOVFF PCL, TOSU destination	J, TOSH				
Words:	2					
Cycles:	2					
Q Cycle Activity:						
Q1	Q2	Q3		Q4		
Decode	Read register 'f' (src)	Proce Data		No peration		
Decode	No operation No dummy	No operat		Write gister 'f' (dest)		

Before Instruction REG1	_	33h
REGI	-	2211
REG2	=	11h
After Instruction		
REG1	=	33h
REG2	=	33h

MOVL	.В	Move Literal to Low Nibble in BSR				
Synta	x:	MOVLW	k			
Opera	inds:	$0 \le k \le 25$	5			
Opera	ition:	$k \to BSR$				
Status	Affected:	None				
Encoc	ling:	0000	0001	kkk	k	kkkk
Descr	iption:	The eight- Bank Sele of BSR<7: regardless	ct Registe 4> always	er (BSI s rema	R). 1 ains '	The value
Words	3:	1				
Cycles	S:	1				
Q Cy	cle Activity:					
_	Q1	Q2	Q3	3		Q4
	Decode	Read literal 'k'	Proce Data			te literal to BSR
_	Before Instruc BSR Reg	ister = 02	5 2h			
A	After Instruction BSR Reg	••	5h			

Move W to f

MOVWF

MOVLW Move Literal to W							
Syntax	c	MOV	/LW	k			
Opera	nds:	$0 \le k$	s ≤ 25	5			
Opera	tion:	$k \rightarrow W$					
Status	Affected:	None	Э				
Encod	ing:	0.0	000	1110	kkk	k	kkkk
Descri	The	The eight-bit literal 'k' is loaded into W.					
Words	1	1					
Cycles	:	1					
Q Cyo	cle Activity:						
	Q1	Q	2	Q3	5	Q4	
	Decode	Rea litera		Proce Data		W	/rite to W
Examp	ole:	MOVI	LW	5Ah			

After Instruction W

=

5Ah

Syntax:	MOVWF	f {,a}			
Operands:	0 ≤ f ≤ 255 a ∈ [0,1]	5			
Operation:	$(W) \to f$				
Status Affected:	None				
Encoding:	0110	111a	ffff	ffff	
Description:	Move data Location 'f 256-byte b	ľ can be a	•		
	If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default).				
	If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.				
Words:	1				
Cycles:	1				
Q Cycle Activity:					
Q1	Q2	Q3		Q4	
Decode	Read register 'f'	Proce Data		Write gister 'f'	
Example: MOVWF REG, 0 Before Instruction					

Before Instru	uction	
W	=	4Fh
REG	=	FFh
After Instruct	tion	
W	=	4Fh
REG	=	4Fh

MULLW	Multiply Li	teral with W	
Syntax:	MULLW	k	
Operands:	$0 \le k \le 255$		
Operation:	(W) x k \rightarrow l	PRODH:PRO	DL
Status Affected:	None		
Encoding:	0000	1101 kk	kk kkkk
Description:	out betwee 8-bit literal placed in P	'k'. The 16-bit	s of W and the result is L register pair.
	W is uncha	nged.	
	None of the	e Status flags	are affected.
	possible in		w nor Carry is . A Zero result ted.
Words:	1		
Cycles:	1		
Q Cycle Activity:			
Q1	Q2	Q3	Q4
Decode	Read literal 'k'	Process Data	Write registers PRODH: PRODL
Example:	MULLW	0C4h	
•		00411	
Before Instruc W PRODH PRODL After Instructic W PRODH	= E2 = ? = ?	'n	

MULWF	Multiply W w	ith f			
Syntax:	MULWF f{	,a}			
Operands:	0 ≤ f ≤ 255 a ∈ [0,1]				
Operation:	(W) x (f) \rightarrow Pl	RODH:PRODI	-		
Status Affected:	None				
Encoding:	0000	001a fff	f ffff		
Description:	between the or register file lo stored in the l	multiplication i contents of W cation 'f'. The PRODH:PROI contains the h unchanged.	and the 16-bit result i DL register		
	None of the S	tatus flags are	affected.		
		her Overflow r s operation. A not detected.			
	'a' is '1', the E	If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default).			
	If 'a' is '0' and the extended instruction se is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.				
Words:	1				
Cycles:	1				
Q Cycle Activity:					
Q1	Q2	Q3	Q4		
Decode	Read register 'f'	Process Data	Write registers PRODH: PRODL		
Example:	MULWF	REG, 1			
Before Instru					
W REG PRODI PRODI After Instruc	= C4 = B5 H = ? _ = ? tion	5h			
W REG	= C4 = B5				

NEGF	Negate f
Syntax:	NEGF f {,a}
Operands:	0 ≤ f ≤ 255 a ∈ [0,1]
Operation:	$(\overline{f}) + 1 \rightarrow f$
Status Affected:	N, OV, C, DC, Z
Encoding:	0110 110a ffff ffff
Description:	Location 'f' is negated using two's complement. The result is placed in the data memory location 'f'. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default).
	If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.
Words:	1
Cycles:	1

NOP	NOP No Operation							
Synta	ax:	NOP						
Oper	ands:	None						
Oper	ation:	No operati	on					
Status Affected: None								
Encoding:		0000	0000	000	0	0000		
		1111	XXXX	XXX	XX	XXXX		
Desc	ription:	No operati	on.					
Word	ls:	1						
Cycle	es:	1						
QC	ycle Activity:							
	Q1	Q2 Q3				Q4		
	Decode	No	No	No		No		
		operation	operat	tion	op	peration		

Example:

None.

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read	Process	Write
	register 'f'	Data	register 'f'

Example: NEGF REG, 1

 Before Instruction
 Image: Construction
 Image: Construction

POP		Рор Тор о	Pop Top of Return Stack						
Synta	ax:	POP							
Oper	ands:	None							
Oper	ation:	$(TOS) \rightarrow b$	it bucket						
Statu	is Affected:	None							
Enco	oding:	0000	0000	000	0	0110			
Description: The TOS value is pulled off the return stack and is discarded. The TOS value then becomes the previous value that was pushed onto the return stack. This instruction is provided to enable the user to properly manage the return stack to incorporate a software stack.									
Word	ls:	1							
Cycle	es:	1							
QC	ycle Activity:								
	Q1	Q2	Q	3		Q4			
	Decode	No operation	POP 1 valu		ор	No eration			
<u>Exan</u>	nple:	POP GOTO	NEW						
	Before Instruc TOS Stack (1	tion level down)		0031A2 014332					
	After Instructio TOS PC	n		014332 NEW	2h				

PUS	н	Push Top o	of Ret	urn Stac	:k		
Synta	ax:	PUSH					
Oper	ands:	None					
Oper	ation:	$(PC + 2) \rightarrow$	TOS				
Statu	s Affected:	None					
Enco	oding:	0000	0000	000	00	0101	
Desc	ription:	The PC + 2 the return s value is pus This instruc software sta then pushin	tack. shed d tion a ack by	The prev lown on llows imp modifyir	ious the ៖ blem ng T	TOS stack. enting a OS and	
Word	ls:	1	1				
Cycle	es:	1					
QC	ycle Activity:						
	Q1	Q2		Q3		Q4	
	Decode	PUSH PC + 2 onto return stack	-	No ration	op	No peration	
Exan	nple:	PUSH					
	Before Instruc TOS PC	tion	= =	345Ah 0124h			
	After Instructio PC TOS Stack (1	on level down)	= = =	0126h 0126h 345Ah			

RCA	LL	Relative Ca	all					
Synta	ax:	RCALL n						
Oper	ands:	-1024 ≤ n ≤	1023					
Oper	ation:	(PC) + 2 → (PC) + 2 + 2	-	;				
Statu	is Affected:	None	None					
Enco	oding:	1101	1nnn	nnnn	nnnn			
Desc	ription:	from the cu address (Po stack. Then number '2n' have incren instruction, PC + 2 + 2r	Subroutine call with a jump up to 1K from the current location. First, return address (PC + 2) is pushed onto the stack. Then, add the 2's complement number '2n' to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is a two-cycle instruction.					
Word	ls:	1						
Cycle	es:	2						
QC	ycle Activity:							
	Q1	Q2	Q3	5	Q4			
	Decode	Read literal 'n'	Proce Data		ite to PC			
		PUSH PC to stack						
	No	No	No		No			
	operation	operation	operat	ion o	peration			

Example: HERE RCALL Jump

Before Instruction

PC = Address (HERE) After Instruction PC = Address (Jump) TOS = Address (HERE + 2)

RESET Reset Syntax: RESET Operands: None Reset all registers and flags that are Operation: affected by a MCLR Reset. Status Affected: All 0000 0000 Encoding: 1111 1111 Description: This instruction provides a way to execute a MCLR Reset in software. Words: 1 Cycles: 1 Q Cycle Activity: Q1 Q2 Q3 Q4 Decode Start No No reset operation operation Example: RESET

After Instruction Registers = Reset Value Flags* = Reset Value

© 2009 Microchip Technology Inc.

RET	FIE	Return from	m Interrupt		RET	LW	Return Lite	eral to W		
Synta	ax:	RETFIE {	\$}		Synt	ax:	RETLW k			
Oper	ands:	$s \in [0,1]$			Oper	ands:	$0 \le k \le 255$			
Oper	ation:	$(TOS) \rightarrow PC$, 1 \rightarrow GIE/GIEH or PEIE/GIEL; if s = 1,		Oper	ation:	· · ·	$k \rightarrow W$, (TOS) → PC, PCLATU, PCLATH are unchanged			
		$(WS) \rightarrow W,$			Statu	is Affected:	None			
		(STATUSS) (BSRS) \rightarrow	\rightarrow STATUS, BSR,		Enco	oding:	0000	1100 k	kkk kkkk	
		. ,	CLATH are ur	nchanged	Desc	cription:	W is loaded	W is loaded with the eight-bit literal 'k'.		
Statu	s Affected:	GIE/GIEH,	PEIE/GIEL.						loaded from the	
Enco	ding:	0000	0000 00	01 000s			•	tack (the retu dress latch (Irn address). (PCI ATH)	
Desc	ription:	Return from	n interrupt. Sta	ck is popped			remains un		()	
			Stack (TOS) is		Word	ds:	1			
			errupts are ena er the high or l		Cycle	es:	2			
		global inter	rupt enable bit	. If 's' = 1, the	QC	ycle Activity:				
			the shadow re and BSRS are	0 /		Q1	Q2	Q3	Q4	
			ponding regist			Decode	Read	Process	POP PC	
		STATUS ar	nd BSR. If 's' =	0, no update			literal 'k'	Data	from stack, write to W	
			gisters occurs	(default).		No	No	No	No	
Word		1				operation	operation	operation	operation	
Cycle	es:	2								
QC	ycle Activity:				Exar	<u>nple:</u>				
	Q1	Q2	Q3	Q4	l	CALL TABLE	: W conta	ins table		
	Decode	No operation	No operation	POP PC from stack			; offset v			
		operation	operation	Set GIEH or			; W now ha	as		
				GIEL			; table va	alue		
	No	No	No	No	TABI	:				
	operation	operation	operation	operation	11101	ADDWF PCL	; W = offs	set		
						RETLW k0	; Begin ta	able		
Exan	nple:	RETFIE 3	1			RETLW k1	;			
	After Interrupt					:				
	PC W BSR		= TOS = WS = BSRS			RETLW kn	; End of t	table		
	STATUS	H, PEIE/GIEL	= STATU = 1			Before Instruc	tion = 07h			
						After Instructio				
						W	= value of	f kn		

RETI	RETURN Return from Subroutine						
Synta	Syntax: RETURN {s}						
Operands: $s \in [0,1]$							
Oper	ation:	$(TOS) \rightarrow PC;$ if s = 1, $(WS) \rightarrow W,$ $(STATUSS) \rightarrow STATUS,$ $(BSRS) \rightarrow BSR,$ PCLATU, PCLATH are unchanged					
Statu	s Affected:	None					
Enco	ding:	0000	0000	0001	001s		
	ription:	Return fror popped an is loaded in 's'= 1, the registers W loaded into registers W 's' = 0, no occurs (de	d the top nto the pr contents /S, STAT their cor /, STATU update of	of the sta ogram co of the sha USS and respondin S and BS	ack (TOS) unter. If adow BSRS are ng iR. If		
Word	ls:	1					
Cycle	es:	2					
QC	ycle Activity:						
	Q1	Q2	Q	3	Q4		
	Decode	No operation	Proce Data		POP PC om stack		
	No	No	No		No		
	operation	operation	operat	tion o	peration		
<u>Exan</u>	nple: After Instructio	RETURN					

After Instruction: PC = TOS

RLCF	Rotate Left	f through Car	ry
Syntax:	RLCF f{,	d {,a}}	
Operands:	$\begin{array}{l} 0 \leq f \leq 255 \\ d \in [0,1] \\ a \in [0,1] \end{array}$		
Operation:	$(f < n >) \rightarrow des$ $(f < 7 >) \rightarrow C,$ $(C) \rightarrow dest < 0$		
Status Affected:	C, N, Z		
Encoding:	0011	01da fff	f ffff
Description:	one bit to the If 'd' is '0', th	s of register 'f' e left through t e result is plac sult is stored ba	he Carry flag. ced in W. If 'd'
		e Access Ban e BSR is usec default).	
	set is enable	d the extende d, this instruct iteral Offset Ac over f < 95 (5F	tion operates
	Section 25.2 Bit-Oriented	2.3 "Byte-Orie I Instructions at Mode" for d	ented and in Indexed
	Section 25.2 Bit-Oriented	2.3 "Byte-Orie I Instructions	ented and in Indexed letails.
Words:	Section 25.2 Bit-Oriented Literal Offse	2.3 "Byte-Orie I Instructions at Mode" for d	ented and in Indexed letails.
	Section 25.2 Bit-Oriented Literal Offse	2.3 "Byte-Orie I Instructions at Mode" for d	ented and in Indexed letails.
Cycles:	Section 25.2 Bit-Oriented Literal Offse C	2.3 "Byte-Orie I Instructions at Mode" for d	ented and in Indexed letails.
	Section 25.2 Bit-Oriented Literal Offse C	2.3 "Byte-Orie I Instructions at Mode" for d	ented and in Indexed letails.
Cycles: Q Cycle Activity:	Section 25.2 Bit-Oriented Literal Offse C 1 1	2.3 "Byte-Orie I Instructions et Mode" for d register	ented and in Indexed letails.
Cycles: Q Cycle Activity: Q1 Decode	Section 25.2 Bit-Oriented Literal Offse C C 1 1 1 2 Q2 Read register 'f'	2.3 "Byte-Orie I Instructions et Mode" for d register Q3 Process Data	Q4 Write to destination
Cycles: Q Cycle Activity: Q1 Decode <u>Example:</u>	Section 25.2 Bit-Oriented Literal Offse C C 1 1 1 1 2 Q2 Read register 'f' RLCF	2.3 "Byte-Orie I Instructions et Mode" for d register Q3 Process	ented and in Indexed letails. r f Q4 Write to
Cycles: Q Cycle Activity: Q1 Decode <u>Example:</u> Before Instruct REG	Section 25.2 Bit-Oriented Literal Offse C C 1 1 1 2 Q2 Read register 'f' RLCF ction = 1110 (2.3 "Byte-Orie d Instructions et Mode" for d ← register Q3 Process Data REG, 0,	Q4 Q4 Write to destination
Cycles: Q Cycle Activity: Q1 Decode <u>Example:</u> Before Instruct	Section 25.2 Bit-Oriented Literal Offse C C 1 1 1 1 Q2 Read register 'f' RLCF ction = 1110 (= 0	2.3 "Byte-Orie d Instructions et Mode" for d ← register Q3 Process Data REG, 0,	Q4 Q4 Write to destination
Cycles: Q Cycle Activity: Q1 Decode Example: Before Instruct REG C	Section 25.2 Bit-Oriented Literal Offse C 1 1 1 Q2 Read register 'f' RLCF Stion = 1110 (0 on = 1110 (2.3 "Byte-Orie d Instructions et Mode" for d register Q3 Process Data REG, 0,	Q4 Q4 Write to destination

RLNCF	Rotate Let	ft f (no carry)		RRCF	Rotate Rig	ht f through	Carry	
Syntax:	RLNCF	f {,d {,a}}		Syntax:	RRCF f{,	d {,a}}		
Operands:	0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1]			Operands:	$\begin{array}{l} 0 \leq f \leq 255 \\ d \in [0,1] \\ a \in [0,1] \end{array}$			
Operation:	$(f \le n >) \rightarrow d$ $(f \le 7 >) \rightarrow d$	lest <n +="" 1="">, lest<0></n>		Operation:	$(f < n >) \rightarrow de$ $(f < 0 >) \rightarrow C$ $(C) \rightarrow dest$,		
Status Affected:	N, Z				· · /	~/~		
Encoding:	0100	01da ff	ff ffff	Status Affected:	C, N, Z			
Description:	The conter	nts of register	f' are rotated	Encoding:	0011	00da ff	ff fff	
·	is placed ir stored bac	he left. If 'd' is n W. If 'd' is '1' k in register 'f'	, the result is (default).	Description:	one bit to th flag. If 'd' is	ne right throug '0', the result	'f' are rotated gh the Carry is placed in W. laced back in	
	,	the Access Ba the BSR is use			register 'f' (
	GPR bank (default). If 'a' is '0' and the extended inst set is enabled, this instruction op in Indexed Literal Offset Addres mode whenever f ≤ 95 (5Fh). So Section 25.2.3 "Byte-Oriented Bit-Oriented Instructions in In Literal Offset Mode" for details				If 'a' is '0', the Access Bank is selected If 'a' is '1', the BSR is used to select th GPR bank (default).			
			Addressing Fh). See riented and is in Indexed details.		set is enabl in Indexed mode wher Section 25 Bit-Oriente	led, this instru Literal Offset never f ≤ 95 (5 . 2.3 "Byte-O	5Fh). See riented and ns in Indexed	
Words:	1				→ C	- registe	er f 🗕 ►	
Cycles:	1							
Q Cycle Activity:				Words:	1			
Q Cycle Activity.	Q2	Q3	Q4	Cycles:	1			
Decode	Read	Process	Write to	Q Cycle Activity:				
Decode	register 'f'	Data	destination	Q1	Q2	Q3	Q4	
				Decode	Read	Process	Write to	
Example:	RLNCF	REG, 1,	0		register 'f'	Data	destination	
Before Instru	ction							
REG	= 1010 1	.011		Example:	RRCF	REG, 0,	0	
After Instructi				Before Instru	iction			
REG	= 0101 0)111		REG C	= 1110 0 = 0	0110		
				After Instruct	ion			
				REG W C	= 1110 0 = 0111 0 = 0			

RRNCF	Rotate Ri	ght f (no carry))				
Syntax:	RRNCF	f {,d {,a}}					
Operands:	0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1]	5					
Operation:	$(f < n >) \rightarrow (f < 0) \rightarrow (f < 0 >) \rightarrow (f < 0) \rightarrow (f < 0) \rightarrow (f < 0) \rightarrow (f < 0)$	dest <n 1="" –="">, dest<7></n>					
Status Affected:	N, Z						
Encoding:	0100	00da ffi	ff ffff				
Description:	one bit to is placed i placed ba	The contents of register 'f' are rotated one bit to the right. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default).					
	selected, is '1', ther	the Access Bar overriding the Bar the bank will bark will bark will bark will bark will bark will bark will bar	SR value. If 'a' e selected as				
	set is ena in Indexec mode whe Section 2	If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed					
		► register					
Words:	1	► register					
Words: Cycles:	1 1	► register					
		► register					
Cycles:		► register					
Cycles: Q Cycle Activity:	1		f -				
Cycles: Q Cycle Activity: Q1	1 Q2 Read	Q3 Process	Q4 Write to				
Cycles: Q Cycle Activity: Q1 Decode	1 Q2 Read register 'f' RRNCF	Q3 Process Data REG, 1, 0	Q4 Write to				
Cycles: Q Cycle Activity: Q1 Decode Example 1: Before Instruct	1 Q2 Read register 'f' RRNCF ction = 1101 on	Q3 Process Data REG, 1, 0 0111	Q4 Write to				
Cycles: Q Cycle Activity: Q1 Decode Example 1: Before Instruct REG After Instructi REG	1 Q2 Read register 'f' RRNCF ction = 1101 on	Q3 Process Data REG, 1, 0 0111 1011	Q4 Write to				
Cycles: Q Cycle Activity: Q1 Decode Example 1: Before Instruct REG After Instructi REG Example 2: Before Instruct	1 Q2 Read register 'f' RRNCF ction = 1101 on = 1110 RRNCF	Q3 Process Data REG, 1, 0 0111 1011	Q4 Write to				
Cycles: Q Cycle Activity: Q1 Decode Example 1: Before Instruct REG After Instructi REG Example 2:	1 Q2 Read register 'f' RRNCF ction = 1101 on RRNCF ction = 1110 RRNCF ction = 1110	Q3 Process Data REG, 1, 0 0111 1011 REG, 0, 0	Q4 Write to				

Syntax:	SETF f{,;	a}				
Operands:	0 ≤ f ≤ 255	-				
	a ∈ [0,1]					
Operation:	$FFh\tof$	$FFh\tof$				
Status Affected:	None	None				
Encoding:	0110 100a ffff ffff					
Description:	The conten are set to F		specifie	d register		
	If 'a' is '0', t If 'a' is '1', t GPR bank	he BSR i				
	If 'a' is '0' a set is enabl in Indexed	ed, this i	nstructio	on operates		
	mode when Section 25 Bit-Oriente	.2.3 "By d Instru	te-Oriei ctions i). See nted and in Indexed		
Words:	Section 25	.2.3 "By d Instru	te-Oriei ctions i). See nted and in Indexed		
	Section 25 Bit-Oriente Literal Offs	.2.3 "By d Instru	te-Oriei ctions i). See nted and in Indexed		
Cycles:	Section 25 Bit-Oriente Literal Offs 1	.2.3 "By d Instru	te-Oriei ctions i). See nted and in Indexed		
	Section 25 Bit-Oriente Literal Offs 1	.2.3 "By d Instru	te-Oriei ctions i ?" for de). See nted and in Indexed		
Cycles: Q Cycle Activity:	Section 25 Bit-Oriente Literal Offs 1 1	.2.3 "By ed Instru set Mode	te-Oriei ctions ?" for de). See nted and in Indexed etails.		
Cycles: Q Cycle Activity: Q1	Section 25 Bit-Oriente Literal Offs 1 1 Q2	.2.3 "By ed Instru set Mode	te-Oriei ctions " for de). See nted and in Indexed etails. Q4		
Cycles: Q Cycle Activity: Q1	Section 25 Bit-Oriente Literal Offs 1 1 Q2 Read	.2.3 "By d Instru set Mode Q3 Proce Data	te-Oriei ctions " for de). See nted and in Indexed etails. Q4 Write		
Cycles: Q Cycle Activity: Q1 Decode Example: Before Instruct	Section 25 Bit-Oriente Literal Offs 1 1 1 Q2 Read register 'f' SETF	2.3 "By ed Instru set Mode Q3 Proce Data	te-Orier ctions a" for de). See nted and in Indexed etails. Q4 Write		
Cycles: Q Cycle Activity: Q1 Decode Example: Before Instruct REG	Section 25 Bit-Oriente Literal Offs 1 1 Q2 Read register 'f' SETF ction = 5A	2.3 "By ed Instru set Mode Q3 Proce Data	te-Orier ctions a" for de). See nted and in Indexed etails. Q4 Write		
Cycles: Q Cycle Activity: Q1 Decode Example: Before Instruct	Section 25 Bit-Oriente Literal Offs 1 1 Q2 Read register 'f' SETF ction = 5A	.2.3 "By ad Instru- set Mode Q3 Proce Data RE0	te-Orier ctions a" for de). See nted and in Indexed etails. Q4 Write		
Cycles: Q Cycle Activity: Q1 Decode Example: Before Instruct REG After Instruction	Section 25 Bit-Oriente Literal Offs 1 1 2 Q2 Read register 'f' SETF ction = 5A	.2.3 "By ad Instru- set Mode Q3 Proce Data RE0	te-Orier ctions a" for de). See nted and in Indexed etails. Q4 Write		
Cycles: Q Cycle Activity: Q1 Decode Example: Before Instruct REG After Instruction	Section 25 Bit-Oriente Literal Offs 1 1 2 Q2 Read register 'f' SETF ction = 5A	.2.3 "By ad Instru- set Mode Q3 Proce Data RE0	te-Orier ctions a" for de). See nted and in Indexed etails. Q4 Write		

SLEEP		Enter Slee	ep Mode		SUE	BFWB	Subtract f fr	om W with Bo	orrow
Syntax:		SLEEP			Synt	tax:	SUBFWB f	{,d {,a}}	
Operands:		None			Ope	rands:	$0 \leq f \leq 255$		
Operation:		$00h \rightarrow WE$	DT,				d ∈ [0,1]		
			postscaler,		0		a ∈ [0,1]		
		$1 \rightarrow TO, 0 \rightarrow PD$			•	ration:	$(W) - (f) - (\overline{C})$		
Status Affe	cted.		TO, PD			us Affected:	N, OV, C, DC		
Encoding:	.0100.	0000	0000 00	00 0011		oding:		01da fff	
Description	. .		r-Down status		Des	cription:		ster 'f' and Ca 1 W (2's comp	
Description			he Time-out st	· · · <u> </u>			· · ·	· ·	ult is stored in
			Watchdog Tir	ner and its				, the result is s	stored in
		•	are cleared.				register 'f' (de		
		with the os	ssor is put into scillator stoppe	•				BSR is used to	is selected. If select the
Words:		1						d the extended	1 instruction
Cycles:		1							on operates in
Q Cycle A	-			.				al Offset Addr	0
	Q1	Q2 No	Q3 Process	Q4 Go to	1			95 (5Fh). See . 3 "Byte-Orie	
De	code	operation	Data	Sleep				Instructions	
					1		Literal Offse	t Mode" for d	etails.
Example:		SLEEP			Wor	ds:	1		
	e Instruc	tion			Cyc	les:	1		
_	TO = D =	? ?			QC	Cycle Activity:			
-	- D Instructio	•				Q1	Q2	Q3	Q4
-	TO =	1†				Decode	Read register 'f'	Process Data	Write to destination
Ē	PD =	0			Буа	male 1:			
+ If WDT	causes	wake-up, this t	oit is cleared		Exa	mple 1: Before Instruc	SUBFWB	REG, 1, 0	
1	oudooo	inano up, uno c				REG	= 3		
						W C	= 2 = 1		
						After Instructi			
						REG W	= FF = 2		
						С	= 0		
						Z N	= 0 = 1 ; re	sult is negativ	e
					Exa	mple 2:	SUBFWB		
						Before Instruc			
						REG W	= 2 = 5		
						C	= 1		
						After Instructi REG	on = 2		
						W	= 3		
						C Z	= 0		
					F .	N marta 2:		sult is positive	
					Exa	mple 3:	SUBFWB	REG, 1, 0	

1 2 0 = =

Before Instruction REG W C

After Instruction

REG W C Z N

SUBFWB REG, 1, 0

; result is zero

Example 3:

SUBLW	5	Subtract W from Literal					
Syntax:	S	SUBLW	/	<			
Operands:	C	$\leq k \leq 2$	255	5			
Operation:	k	x – (W)	\rightarrow	W			
Status Affected:	١	N, OV, 0	C, I	DC, Z			
Encoding:		0000		1000	kk}	< k	kkkk
Description:				acted from			
Words:	1						
Cycles:	1						
Q Cycle Activity:							
Q1	i	Q2		Q3		1	Q4
Decode	-	Read eral 'k'		Proce: Data		V	Vrite to W
E						I	
Example 1:		SUBLW	C)2h			
Before Instruc W C	= =	01h ?					
After Instructio W	on =	01h					
C Z	=	1 0	;	result is p	ositiv	/e	
N N	=	0					
Example 2:	2	SUBLW	C)2h			
Before Instruc	tion						
W C	=	02h ?					
After Instructio W C Z N	on = = = =	00h 1 1 0	;	result is z	zero		
Example 3:	2	SUBLW	C)2h			
Before Instruc W C After Instructio W C Z N	= =	03h ? FFh 0 1	;	(2's com result is r	pleme negati	ent) ive	

SUBWF	Subtr	act W	from f		
Syntax:	SUBV	VF f∤	[,d {,a}}		
Operands:	0 ≤ f ≤	255			
	d ∈ [0 a ∈ [0				
Operation:	(f) – (^v	$N) \rightarrow c$	lest		
Status Affected:	N, OV	, C, D0	C, Z		
Encoding:	010)1	11da fff	f ffff	
Description:	Subtract W from register 'f' (2's				
	complement method). If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f' (default).				
	lf 'a' is	s '1', th	e Access Ban e BSR is used default).		
	set is in Inde mode Section Bit-O	enable exed L whene on 25.2	d the extended d, this instruct iteral Offset Ac ever f ≤ 95 (5FI 2.3 "Byte-Orie I Instructions et Mode" for d	ion operates ddressing n). See ented and in Indexed	
Words:	1				
Cycles:	1				
Q Cycle Activity:					
Q1	C	2	Q3	Q4	
Decode	Re		Process	Write to	
	regist	ter 'f'	Data	destination	
Example 1:		BWF	REG, 1, 0		
Before Instruc REG	tion = 3	2			
W	= 2	2			
C After Instructio)			
REG	= 1				
W	= 2		acult is positiv		
C Z	= 1		result is positiv	е	
Ν	= ()			
Example 2:		BWF	REG, 0, 0		
Before Instruc REG	tion = 2	,			
W	= 2	2			
C After Instructio	= ?	,			
REG	= 2	2			
W C	= (acultic Toro		
z	= 1	, ,	esult is zero		
N	= ()			
Example 3:		BWF	REG, 1, 0		
	tion				
Before Instruc	= 1				
REG W	= 1 = 2	2			
REG W C	= 2	2			
REG W C After Instructio REG	= 2 = 3 on = F	? FFh ;(2's compleme	nt)	
REG W C After Instructio	= 2 = 7 on	; FFh ;(2's compleme	,	

SUBWF	в	Sub	otract	N from	fw	ith B	orr	ow
Syntax:		SU	BWFB	f {,d {	,a}}			
Operand	ds:		f ≤ 255	5				
			d ∈ [0,1]					
			[0,1]	-				
Operatio		• •	$(f) - (W) - (C) \rightarrow dest$					
Status A	ffected:	N, (OV, C,	DC, Z				
Encodin	•		101	10da		fff		ffff
Descript	tion:	Subtract W and the Carry flag (borrow) from register 'f' (2's complement method). If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f' (default).						
		lf 'a	' is '1',		R is			selected. select the
		set in Ir moo Sec Bit-	is enat ndexed de whe ction 2 -Orient	bled, thi Literal never f 5.2.3 "E	s ins Offs ≤ 98 Byte ruct	struct set Ac 5 (5Fl -Orie tions	ion ddre h). ente in	See ed and Indexed
Words:		1						
Cycles:		1						
Q Cycle	e Activity:							
	Q1		Q2		Q3			Q4
	Decode		ead		oces	s		Vrite to
		regi	ster 'f'	D	ata		de	stination
Example			JBWFB	REG,	1,	0		
Bet	fore Instruct REG	tion =	10h	(0)	0.01	100	1 \	
	W	=	19h 0Dh)01)00			
	С	=	1					
Afte	er Instructio REG	n =	0Ch	(0)		1 0 1	1 \	
	W	=	0Dh		000	101 110		
	C Z	=	1 0					
	Z N	=	0	; re	sult	is po	sitiv	ve
Example	<u>e 2:</u>	ST	JBWFB	REG,	Ο,	0		
Bet	fore Instruct	tion						
	REG W	=	1Bh 1Ah			101		
	č	=	0	(00	101	101	0)	
Afte	er Instructio REG W	n = =	1Bh 00h	(00	001	101	1)	
	C Z	= =	1 1	· ro	oult	io 70	~	
	N	=	0	, 10	Suit	is ze	10	
Example	<u>e 3:</u>	SU	JBWFB	REG,	1,	0		
Be	fore Instruct	tion						
	REG	=	03h			001		
	W C	=	0Eh 1	(00	100	110	1)	
Aft	er Instructio							
	REG	=	F5h			010 mp]	0)	
	W	=	0Eh		000		1)	
	C Z N	= = =	0 0 1	; re	sult	is ne	gat	ive

SWAPF	Swap f			
Syntax:	SWAPF f	{,d {,a}}		
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$			
Operation:	(f<3:0>) → (f<7:4>) →		,	
Status Affected:	None			
Encoding:	0011	10da	ffff	ffff
Description:	The upper 'f' are exch is placed in placed in re	anged. If W. If 'd'	'd' is '0', is '1', the	the result result is
	If 'a' is '0', t If 'a' is '1', t GPR bank	he BSR	is used to	
	If 'a' is '0' a set is enab in Indexed mode wher Section 25 Bit-Oriente Literal Offs	led, this i Literal O never f ≤ 5.2.3 "By ed Instru	nstructio ffset Add 95 (5Fh) te-Orien ctions ir	n operates ressing See ted and n Indexed
Words:	1			
Cycles:	1			
Q Cycle Activity:				
Q1	Q2	Q3	8	Q4
Decode	Read register 'f'	Proce Data		Write to estination
Example:	SWAPF F	REG, 1,	0	
Before Instruc				
REG After Instructio REG	= 53h on = 35h			

TBLRD *+ ;

Table Read (Continued)

= = 34h 01A358h

TBLRI	D	Table Read					
Syntax	c	TBLRD (*;	*+; *	-; +*)			
Opera	nds:	None					
Opera	tion:	if TBLRD*, (Prog Mem (TBLPTR)) \rightarrow TABLAT; TBLPTR – No Change if TBLRD*+, (Prog Mem (TBLPTR)) \rightarrow TABLAT; (TBLPTR) + 1 \rightarrow TBLPTR if TBLRD*-, (Prog Mem (TBLPTR)) \rightarrow TABLAT; (TBLPTR) – 1 \rightarrow TBLPTR if TBLRD +*, (TBLPTR) + 1 \rightarrow TBLPTR; (Prog Mem (TBLPTR)) \rightarrow TABLAT					
Status	Affected:	None					
Encod	ing:	0000	01	000	000	00	10nn nn=0 * =1 *+ =2 *- =3 +*
Descri	ption:	This instruct of Program program me Pointer (TBI	Men emor	nory (F y, a po	P.M.).	To ad	dress the
		The TBLPT each byte in has a 2-Mby	the	progra	am me	mory	
		TBLPTR)] = (nt Byte of ory Word
		TBLPTR[()] = [it Byte of ory Word
		The TBLRD of TBLPTR				nodify	/ the value
		 no chang 	е				
		 post-incre 	emei	nt			
		 post-decr 					
		 pre-increi 	men	t			
Words	:	1					
Cycles	:	2					
Q Cyo	cle Activity:						
-	Q1	Q2		C	13		Q4
	Decode	No operation		N opera	-	op	No peration

	Before Instruction				
TABLAT			=	55h	
TBLPTR			=	00A356h	
MEMORY(00A356h)	=	34h	
After Instruction					
TABLAT			=	34h	
TBLPTR			=	00A357h	
Example 2:	TBLRD	+*	;		
Before Instruction	on				
TABLAT			=	AAh	
TBLPTR			=	01A357h	
MEMORY(01A357h)	=	12h	
MEMORY	014358h)	=	34h	

TABLAT TBLPTR

After Instruction

TBLRD

Example 1:

No operation (Read Program

Memory)

No

operation

No operation

(Write TABLAT)

No

operation

TBLWT	Table Wri	te					
Syntax:	TBLWT (*; *+; *-; +*)						
Operands:	None						
Operation:	if TBLWT*, (TABLAT) \rightarrow Holding Register; TBLPTR – No Change if TBLWT*+, (TABLAT) \rightarrow Holding Register; (TBLPTR) + 1 \rightarrow TBLPTR if TBLWT*-, (TABLAT) \rightarrow Holding Register; (TBLPTR) – 1 \rightarrow TBLPTR if TBLWT+*, (TBLPTR) + 1 \rightarrow TBLPTR;						
	(TABLAT)	\rightarrow Holding	g Register				
Status Affected:	None						
Encoding:	0000	0000	0000	11nn			
				nn=0 * =1 *+			
				=1 *+			
				=3 +*			
Description:	This instru	iction uses	s the 3 LS	Bs of			
	TBLPTR t	o determiı	ne which c	of the			
	8 holding	registers t	he TABLA	T is written			
	to. The ho						
				am Memory			
	(P.M.). (Re			-			
	Organizat programm						
	The TBLP each byte TBLPTR h The LSb c byte of the access.	in the pro has a 2-Mb of the TBL	gram men oyte addre PTR selec	nory. ess range. ets which			
	TBLPT			nificant Byte m Memory			
	TBLPT			iificant Byte n Memory			
	The TBLW value of T			odify the			
	 no char 						
	 post-ind 	•					
	•	crement					
	 pre-incr 						
Words:	1						
Cycles:	2						
Q Cycle Activity:	-						
Cycle Activity.	01	02	02	04			
	Q1	Q2	Q3	Q4			
	Decode	No	No operation	No			
		•	operation	operation			
	No operation	No operation (Read TABLAT)	No operation	No operation (Write to Holding			
				Register)			

TBLWT Table Write (Continued)

Example 1: TBLWT*+;		
Before Instruction		
TABLAT TBLPTR HOLDING REGISTER	=	55h 00A356h
(00A356h)	=	FFh
After Instructions (table write	comp	letion)
TABLAT TBLPTR	= =	55h 00A357h
HOLDING REGISTER (00A356h)	=	55h
Example 2: TBLWT +*;		
Before Instruction		
TABLAT TBLPTR HOLDING REGISTER	= =	34h 01389Ah
(01389Ah) HOLDING REGISTER	=	FFh
(01389Bh)	=	FFh
After Instruction (table write of	comple	etion)
TABLAT TBLPTR HOLDING REGISTER	= =	34h 01389Bh
(01389Ah) HOLDING REGISTER	=	FFh
(01389Bh)	=	34h

TST	SZ	Test f, Skip	o if O				
Synta	ax:	TSTFSZ f {	,a}				
Oper	ands:	0 ≤ f ≤ 255 a ∈ [0,1]					
Oper	ation:	skip if f = 0					
Statu	is Affected:	None					
Enco	oding:	0110	011a fff	f ffff			
Desc	ription:	during the o	e next instructio current instruct d and a NOP is a two-cycle in	ion execution executed,			
			he Access Bar he BSR is used (default).				
		If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.					
Word	ls:	1					
Cycle	es:	•	cles if skip and a 2-word instru				
QC	ycle Activity:						
	Q1	Q2	Q3	Q4			
	Decode	Read	Process	No			
lf sk	in:	register 'f'	Data	operation			
11 5K		Q2	Q3	Q4			
	No	No	No	No			
	operation	operation	operation	operation			
lf sk	ip and followe	-	struction:				
	Q1	Q2	Q3	Q4			
	No operation	No operation	No operation	No operation			
	No	No	No	No			
	operation	operation	operation	operation			
<u>Exan</u>	nple:	HERE NZERO ZERO		, 1			
	Before Instruc						
	PC After Instructio		dress (HERE))			
	If CNT	= 00	h,				
	PC If CNT		dress (ZERO))			
	PC		dress (NZER	C)			

XOR	LW	Exclusive	Exclusive OR Literal with W				
Synt	ax:	XORLW	k				
Oper	ands:	$0 \le k \le 25$	5				
Oper	ation:	(W) .XOR	$k \to W$				
Statu	is Affected:	N, Z					
Enco	oding:	0000	1010	kkkk	kkkk		
Description:			The contents of W are XORed with the 8-bit literal 'k'. The result is placed in W.				
Word	ds:	1					
Cycl	es:	1					
QC	ycle Activity:						
	Q1	Q2	Q3		Q4		
	Decode	Read literal 'k'	Proce Data		Vrite to W		
<u>Exar</u>	<u>nple:</u>	XORLW	0AFh				
Before Instruction W = B5h After Instruction							

W =

1Ah

© 2009 Microchip Technology Inc.

XORWF Exclusive OR W with f						
Syntax:	XORWF	f {,d {,a}}				
Operands:	$\begin{array}{l} 0 \leq f \leq 255 \\ d \in [0,1] \\ a \in [0,1] \end{array}$					
Operation:	(W) .XOR. ((f) \rightarrow dest				
Status Affected:	N, Z					
Encoding:	0001	10da fff	f ffff			
Description:	Exclusive OR the contents of W with register 'f'. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in the register 'f' (default).					
	,	he Access Bar he BSR is use (default).				
	If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.					
Words:	1					
Cycles:	1	1				
Q Cycle Activity:						
Q1	Q2	Q3	Q4			
Decode	Read register 'f'	Process Data	Write to destination			
Example:		REG, 1, 0				
Before Instruc REG	tion = AFh					
W	= B5h					
After Instructio REG W	on = 1Ah = B5h					

25.2 Extended Instruction Set

In addition to the standard 75 instructions of the PIC18 instruction set, the PIC18F97J60 family of devices also provide an optional extension to the core CPU functionality. The added features include eight additional instructions that augment Indirect and Indexed Addressing operations and the implementation of Indexed Literal Offset Addressing for many of the standard PIC18 instructions.

The additional features of the extended instruction set are enabled by default on unprogrammed devices. Users must properly set or clear the XINST Configuration bit during programming to enable or disable these features.

The instructions in the extended set can all be classified as literal operations, which either manipulate the File Select Registers, or use them for Indexed Addressing. Two of the instructions, ADDFSR and SUBFSR, each have an additional special instantiation for using FSR2. These versions (ADDULNK and SUBULNK) allow for automatic return after execution.

The extended instructions are specifically implemented to optimize reentrant program code (that is, code that is recursive or that uses a software stack) written in high-level languages, particularly C. Among other things, they allow users working in high-level languages to perform certain operations on data structures more efficiently. These include:

- Dynamic allocation and deallocation of software stack space when entering and leaving subroutines
- Function Pointer invocation
- Software Stack Pointer manipulation
- Manipulation of variables located in a software stack

A summary of the instructions in the extended instruction set is provided in Table 25-3. Detailed descriptions are provided in **Section 25.2.2 "Extended Instruction Set**". The opcode field descriptions in Table 25-1 (page 364) apply to both the standard and extended PIC18 instruction sets.

Note: The instruction set extension and the Indexed Literal Offset Addressing mode were designed for optimizing applications written in C; the user may likely never use these instructions directly in assembler. The syntax for these commands is provided as a reference for users who may be reviewing code that has been generated by a compiler.

25.2.1 EXTENDED INSTRUCTION SYNTAX

Most of the extended instructions use indexed arguments, using one of the File Select Registers and some offset to specify a source or destination register. When an argument for an instruction serves as part of Indexed Addressing, it is enclosed in square brackets ("[]"). This is done to indicate that the argument is used as an index or offset. The MPASM[™] Assembler will flag an error if it determines that an index or offset value is not bracketed.

When the extended instruction set is enabled, brackets are also used to indicate index arguments in byte-oriented and bit-oriented instructions. This is in addition to other changes in their syntax. For more details, see Section 25.2.3.1 "Extended Instruction Syntax with Standard PIC18 Commands".

Note: In the past, square brackets have been used to denote optional arguments in the PIC18 and earlier instruction sets. In this text and going forward, optional arguments are denoted by braces ("{ }").

Mnemonic, Operands		Description	16-Bit Instruction Word			/ord	Status	
		Description	Cycles	MSb			LSb	Affected
ADDFSR	f, k	Add Literal to FSR	1	1110	1000	ffkk	kkkk	None
ADDULNK	k	Add Literal to FSR2 and Return	2	1110	1000	11kk	kkkk	None
CALLW		Call Subroutine using WREG	2	0000	0000	0001	0100	None
MOVSF	z _s , f _d	Move z _s (source) to 1st word	2	1110	1011	0 z z z	ZZZZ	None
		f _d (destination) 2nd word		1111	ffff	ffff	ffff	
MOVSS	z _s , z _d	Move z _s (source) to 1st word	2	1110	1011	1zzz	ZZZZ	None
		z _d (destination) 2nd word		1111	XXXX	XZZZ	ZZZZ	
PUSHL	k	Store Literal at FSR2,	1	1110	1010	kkkk	kkkk	None
		Decrement FSR2						
SUBFSR	f, k	Subtract Literal from FSR	1	1110	1001	ffkk	kkkk	None
SUBULNK	k	Subtract Literal from FSR2 and Return	2	1110	1001	11kk	kkkk	None

TABLE 25-3: EXTENSIONS TO THE PIC18 INSTRUCTION SET

25.2.2 EXTENDED INSTRUCTION SET

ADD	FSR	Add Liter	Add Literal to FSR				
Synta	ax:	ADDFSR f, k					
Oper	ands:	$0 \le k \le 63$					
		f ∈ [0, 1,	2]				
Oper	ation:	FSR(f) + k	$x \rightarrow FSR($	f)			
Statu	s Affected:	None					
Enco	ding:	1110	1000	ffkk	kkkk		
Desc	ription:	The 6-bit	The 6-bit literal 'k' is added to the				
		contents of	contents of the FSR specified by 'f'.				
Word	ls:	1	1				
Cycle	es:	1	1				
Q Cycle Activity:							
	Q1	Q2	Q3		Q4		
	Decode	Read	Proces	ss V	Vrite to		
		literal 'k'	Data		FSR		

Example:

ADDFSR 2, 23h

Before Instru					
FSR2	=	03FFh			
After Instruction					
FSR2	=	0422h			

ADD	ULNK	Add Liter	Add Literal to FSR2 and Return				
Synta	ax:	ADDULN	(k				
Oper	ands:	$0 \le k \le 63$	$0 \le k \le 63$				
Oper	ation:	FSR2 + k	\rightarrow FSR2,				
		$(TOS) \rightarrow I$	PC				
Statu	s Affected:	None					
Enco	ding:	1110	1000	11kk	kkkk		
Description: The 6-bit literal 'k' is added to contents of FSR2. A RETURN i executed by loading the PC w TOS.			is then				
		The instruction takes two cycles to execute; a NOP is performed during the second cycle.					
	This may be thought of as a specia case of the ADDFSR instruction, where f = 3 (binary '11'); it operate only on FSR2.				on,		
Word	ls:	1	1				
Cycle	es:	2	2				
QC	ycle Activity:						
	Q1	Q2	Q3		Q4		
	Decode	Read literal 'k'	Process Data	s V	Vrite to FSR		
	No	No	No		No		
	Operation	Operation	Operatio	n Op	peration		
<u>Exan</u>	<u>nple:</u>	ADDULNK :	23h				

<u>xample:</u>	AI	DULNK	23
Before Instruct	tion		
FSR2	=	03FFh	
PC	=	0100h	
After Instructio	n		
FSR2	=	0422h	
PC	=	(TOS)	

Note: All PIC18 instructions may take an optional label argument preceding the instruction mnemonic for use in symbolic addressing. If a label is used, the instruction format then becomes: {label} instruction argument(s).

CAL	LW	Subroutine	Subroutine Call using WREG				
Synta	ax:	CALLW	CALLW				
Oper	ands:	None					
Oper	ation:	$\begin{array}{l} (W) \rightarrow PCL \\ (PCLATH) \end{array}$	$(PC + 2) \rightarrow TOS,$ $(W) \rightarrow PCL,$ $(PCLATH) \rightarrow PCH,$ $(PCLATU) \rightarrow PCU$				
Statu	is Affected:	None					
Enco	oding:	0000	0000 000	01 0100			
Description		pushed ont contents of existing val contents of latched into respectively executed as new next in Unlike CAL	First, the return address (PC + 2) is pushed onto the return stack. Next, the contents of W are written to PCL; the existing value is discarded. Then, the contents of PCLATH and PCLATU are latched into PCH and PCU, respectively. The second cycle is executed as a NOP instruction while the new next instruction is fetched. Unlike CALL, there is no option to				
		•	update W, STATUS or BSR.				
Word	ls:	1	1				
Cycle	es:	2					
QC	ycle Activity:						
	Q1	Q2	Q3	Q4			
	Decode	Read WREG	Push PC to stack	No operation			
	No	No	No	No			
	operation	operation	operation	operation			
<u>Exan</u>	nple: PC PCLATH PCLATU W After Instructic PC TOS	= address = 10h = 00h = 06h	h)			

MOVSF		Move Inde	xed to f			
Syntax:		MOVSF [2	z _s], f _d			
Operands:		$\begin{array}{l} 0 \leq z_s \leq 12 \\ 0 \leq f_d \leq 409 \end{array}$				
Operation:		((FSR2) + 2	$z_s) \rightarrow f_d$			
Status Affe	cted:	None				
Encoding: 1st word (s 2nd word (,	1110 1111	1011 ffff	0zz: fff:	5	
Description	1:	The contents of the source register are moved to destination register 'f _d '. The actual address of the source register is determined by adding the 7-bit literal offset ' z_s ', in the first word, to the value of FSR2. The address of the destination register is specified by the 12-bit literal 'f _d ' in the second word. Both addresses can be anywhere in the 4096-byte data space (000h to FFFh). The MOVSF instruction cannot use the PCL, TOSU, TOSH or TOSL as the destination register. If the resultant source address points to an indirect addressing register, the value returned will be 00h.				
Words:		2		0011.		
Cycles:		2				
Q Cycle A	ctivity	2				
•	Q1	Q2	Q3		Q4	
De	code	Determine	Determ	ine	Read	
		source addr	source a	addr	source reg	
De	code	No operation No dummy read	No operati	ion	Write register 'f' (dest)	
Example:		MOVSF	[05h],	reg2		
	e Instruc					
(SR2 Contents of 85h REG2	= 80 = 33 = 11	h			
F	nstructio SR2 Contents	= 80	h			
c	of 85h REG2	= 33 = 33				

MOVSS	Move Indexed to Indexed				
Syntax:	MOVSS	[z _s], [z _d]			
Operands:	$0 \le z_s \le 12$ $0 \le z_d \le 12$				
Operation:	((FSR2) +	$z_s) \rightarrow ((F$	SR2) + z _d)	
Status Affected:	None				
Encoding: 1st word (source) 2nd word (dest.)	1110 1111	1011 xxxx	lzzz xzzz	zzzz _s zzzz _d	
Description	The contents of the source register are moved to the destination register. The addresses of the source and destination registers are determined by adding the 7-bit literal offsets ' z_s ' or ' z_d ', respectively, to the value of FSR2. Both registers can be located anywhere in the 4096-byte data memory space (000h to FFFh). The MOVSS instruction cannot use the PCL, TOSU, TOSH or TOSL as the destination register.				
	If the resultant source address points to an indirect addressing register, the value returned will be 00h. If the resultant destination address points to an indirect addressing register, the instruction will execute as a NOP.				
Words:	2				
Cycles:	2				
Q Cycle Activity:					
- · ·	~ ~			. .	

Q1	Q2	Q3	Q4
Decode	Determine	Determine	Read
	source addr	source addr	source reg
Decode	Determine	Determine	Write
	dest addr	dest addr	to dest reg

Example:	MOVSS	[05h],	[06h]

Before Instruction		
FSR2	=	80h
Contents of 85h Contents	=	33h
of 86h	=	11h
After Instruction		
FSR2	=	80h
Contents		0.01
of 85h	=	33h
Contents of 86h	=	33h

PUSHL	Store Literal	at FSR	2. Decr	ement FSR2	
Syntax:	PUSHL k		-,		
Operands:	$0 \le k \le 255$				
Operation:	. ,.	$k \rightarrow (FSR2),$ FSR2 – 1 \rightarrow FSR2			
Status Affected:	None				
Encoding:	1111	1010	kkk}	k kkkk	
Description:	The 8-bit literal 'k' is written to the data memory address specified by FSR2. FSR2 is decremented by 1 after the operation. This instruction allows users to push				
	values onto	a softwa	re stack	κ.	
Words:	1				
Cycles:	1				
Q Cycle Activity:					
Q1	Q2	C	3	Q4	
Decode	Read 'k'	Proc da		Write to destination	
Example:	PUSHL 08	3h			

Before Instruction FSR2H:FSR2L Memory (01ECh)	= =	01ECh 00h
After Instruction FSR2H:FSR2L Memory (01ECh)	= =	01EBh 08h

SUBULNK k

 $\begin{array}{l} FSR2-k \rightarrow FSR2,\\ (TOS) \rightarrow PC \end{array}$

 $0 \leq k \leq 63$

None

Subtract Literal from FSR2 and Return

SUB	FSR	Subtract	Subtract Literal from FSR				
Synta	ax:	SUBFSR	f, k				
Oper	ands:	$0 \le k \le 63$					
		f ∈ [0, 1,	$f \in [0, 1, 2]$				
Oper	ation:	FSRf – k	$FSRf - k \rightarrow FSRf$				
Statu	s Affected:	None	None				
Enco	ding:	1110	1110 1001 ffkk kkkk				
Desc	ription:	The 6-bit I the conter by 'f'.				1	
Word	ls:	1					
Cycle	es:	1					
QC	ycle Activity:						
	Q1	Q2	Q3		Q4		
	Decode	Read	Proce	SS	Write to		
		register 'f'	Data	a	destinatio	'n	
<u>Exan</u>	•	SUBFSR 3	2, 23h				
	Before Instruc	tion					

kk	Enco	oding:	1110	1001	11kk	kkkk	
rom d	Desc	cription:	The 6-bit literal 'k' is subtracted from the contents of the FSR2. A RETURN is then executed by loading the PC with the TOS.				
4			The instru- execute; a second cy	NOP is pe	,		
e to ation]		This may be thought of as a special cas of the SUBFSR instruction, where f = 3 (binary '11'); it operates only on FSR2.				
	Word	ds:	1				
	Cycle	es:	2				
	QC	ycle Activity:					
		Q1	Q2	(23	Q4	
		Decode	Read register	-	cess ata	Write to destination	
		No Operation	No Operatio		No ration	No Operation	

SUBULNK

Operands:

Operation:

Status Affected:

Syntax:

Example: SUBULNK 23h

ction	
=	03FFh
=	0100h
on	
=	03DCh
=	(TOS)
	= = ion =

xample: SUBFSR 2, Before Instruction FSR2 = 03FFh After Instruction FSR2 = 03DCh

25.2.3 BYTE-ORIENTED AND BIT-ORIENTED INSTRUCTIONS IN INDEXED LITERAL OFFSET MODE

Note:	Enabling the PIC18 instruction set exten-								
	sion may cause legacy applications to								
	behave erratically or fail entirely.								

In addition to eight new commands in the extended set, enabling the extended instruction set also enables Indexed Literal Offset Addressing (Section 5.6.1 "Indexed Addressing with Literal Offset"). This has a significant impact on the way that many commands of the standard PIC18 instruction set are interpreted.

When the extended set is disabled, addresses embedded in opcodes are treated as literal memory locations: either as a location in the Access Bank (a = 0) or in a GPR bank designated by the BSR (a = 1). When the extended instruction set is enabled and a = 0, however, a file register argument of 5Fh or less is interpreted as an offset from the pointer value in FSR2 and not as a literal address. For practical purposes, this means that all instructions that use the Access RAM bit as an argument – that is, all byte-oriented and bit-oriented instructions, or almost half of the core PIC18 instructions – may behave differently when the extended instruction set is enabled.

When the content of FSR2 is 00h, the boundaries of the Access RAM are essentially remapped to their original values. This may be useful in creating backward-compatible code. If this technique is used, it may be necessary to save the value of FSR2 and restore it when moving back and forth between C and assembly routines in order to preserve the Stack Pointer. Users must also keep in mind the syntax requirements of the extended instruction set (see Section 25.2.3.1 "Extended Instruction Syntax with Standard PIC18 Commands").

Although the Indexed Literal Offset mode can be very useful for dynamic stack and pointer manipulation, it can also be very annoying if a simple arithmetic operation is carried out on the wrong register. Users who are accustomed to the PIC18 programming must keep in mind that, when the extended instruction set is enabled, register addresses of 5Fh or less are used for Indexed Literal Offset Addressing.

Representative examples of typical byte-oriented and bit-oriented instructions in the Indexed Literal Offset mode are provided on the following page to show how execution is affected. The operand conditions shown in the examples are applicable to all instructions of these types.

25.2.3.1 Extended Instruction Syntax with Standard PIC18 Commands

When the extended instruction set is enabled, the file register argument 'f' in the standard byte-oriented and bit-oriented commands is replaced with the literal offset value 'k'. As already noted, this occurs only when 'f' is less than or equal to 5Fh. When an offset value is used, it must be indicated by square brackets ("[]"). As with the extended instructions, the use of brackets indicates to the compiler that the value is to be interpreted as an index or an offset. Omitting the brackets, or using a value greater than 5Fh within the brackets, will generate an error in the MPASM Assembler.

If the index argument is properly bracketed for Indexed Literal Offset Addressing, the Access RAM argument is never specified; it will automatically be assumed to be '0'. This is in contrast to standard operation (extended instruction set disabled), when 'a' is set on the basis of the target address. Declaring the Access RAM bit in this mode will also generate an error in the MPASM Assembler.

The destination argument 'd' functions as before.

In the latest versions of the MPASM Assembler, language support for the extended instruction set must be explicitly invoked. This is done with either the command line option, $/_{y}$, or the PE directive in the source listing.

25.2.4 CONSIDERATIONS WHEN ENABLING THE EXTENDED INSTRUCTION SET

It is important to note that the extensions to the instruction set may not be beneficial to all users. In particular, users who are not writing code that uses a software stack may not benefit from using the extensions to the instruction set.

Additionally, the Indexed Literal Offset Addressing mode may create issues with legacy applications written to the PIC18 assembler. This is because instructions in the legacy code may attempt to address registers in the Access Bank below 5Fh. Since these addresses are interpreted as literal offsets to FSR2 when the instruction set extension is enabled, the application may read or write to the wrong data addresses.

When porting an application to the PIC18F97J60 family, it is very important to consider the type of code. A large, reentrant application that is written in C and would benefit from efficient compilation will do well when using the instruction set extensions. Legacy applications that heavily use the Access Bank will most likely not benefit from using the extended instruction set.

ADDWF	ADD W to Indexed (Indexed Literal Offset mode)					
Syntax:	ADDWF	[k] {,d}				
Operands:	$\begin{array}{l} 0 \leq k \leq 95 \\ d \in [0,1] \end{array}$					
Operation:	(W) + ((FSR2) + k) \rightarrow dest					
Status Affected:	N, OV, C,	DC, Z				
Encoding:	0010	01d0	kkkk	kkkk		
Description:	The contents of W are added to the contents of the register indicated by FSR2, offset by the value 'k'.					
	If 'd' is '0', the result is stored in W. is '1', the result is stored back in register 'f' (default).					
Words: 1						
Cycles:	1					
Q Cycle Activity:						
Q1	Q2	Q3		Q4		
Decode	Read 'k'	Proce Data		Vrite to stination		
Example:	ADDWF	[OFST]	,0			
Before Instructi	on					
W OFST FSR2 Contents	=	17h 2Ch 0A00h	ı			
of 0A2Ch After Instruction	=	20h				
W	. =	37h				
Contents of 0A2Ch	=	20h				

BSF	Bit Set Ind (Indexed L	exed iteral Offset r	node)			
Syntax:	BSF [k], b	BSF [k], b				
Operands:	$\begin{array}{l} 0 \leq f \leq 95 \\ 0 \leq b \leq 7 \end{array}$					
Operation:	$1 \rightarrow ((FSR2))$	2) + k) 				
Status Affected:	None					
Encoding:	1000	bbb0 kkl	kk kkkk			
Description:		register indica e value 'k', is s	ated by FSR2, set.			
Words:	1					
Cycles:	1					
Q Cycle Activity:						
Q1	Q2	Q3	Q4			
Decode	Read register 'f'	Process Data	Write to destination			
Example:	BSF [FLAG_OFST]	, 7			
Before Instruct FLAG_OI FSR2		0Ah 0A00h				
Contents of 0A0Ah	=	55h				
After Instructio		0011				
Contents of 0A0Ah	=	D5h				
01 UAUAII	-	DOII				
SETF	Set Indexe (Indexed L	d iteral Offset r	node)			
SETF Syntax:			node)			
-	(Indexed L		node)			
Syntax:	(Indexed L SETF [k]	iteral Offset r	node)			
Syntax: Operands:	(Indexed L SETF [k] 0 ≤ k ≤ 95	iteral Offset r	node)			
Syntax: Operands: Operation:	(Indexed L SETF [k] $0 \le k \le 95$ FFh \rightarrow ((FS	iteral Offset r				
Syntax: Operands: Operation: Status Affected:	(Indexed L SETF [k] $0 \le k \le 95$ FFh \rightarrow ((FS None 0110 The content	iteral Offset r (3000 kk)	kk kkkk er indicated by			
Syntax: Operands: Operation: Status Affected: Encoding:	(Indexed L SETF [k] $0 \le k \le 95$ FFh \rightarrow ((FS None 0110 The content	BR2) + k)	kk kkkk er indicated by			
Syntax: Operands: Operation: Status Affected: Encoding: Description:	(Indexed L SETF [k] $0 \le k \le 95$ FFh \rightarrow ((FS None 0110 The content FSR2, offset	BR2) + k)	kk kkkk er indicated by			
Syntax: Operands: Operation: Status Affected: Encoding: Description: Words:	(Indexed L SETF [k] $0 \le k \le 95$ FFh \rightarrow ((FS None 0110 The content FSR2, offset 1	BR2) + k)	kk kkkk er indicated by			
Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles:	(Indexed L SETF [k] $0 \le k \le 95$ FFh \rightarrow ((FS None 0110 The content FSR2, offset 1	BR2) + k)	kk kkkk er indicated by			
Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles: Q Cycle Activity:	(Indexed L SETF [k] $0 \le k \le 95$ FFh \rightarrow ((FS None 0110 The content FSR2, offset 1 1	SR2) + k) 1000 kk ts of the registe t by 'k', are se Q3 Process	kk kkkk er indicated by et to FFh. Q4 Write			
Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles: Q Cycle Activity: Q1	(Indexed L SETF [k] $0 \le k \le 95$ FFh \rightarrow ((FS None 0110 The content FSR2, offset 1 1 2	R2) + k) 1000 kk ts of the register to y 'k', are se	kk kkkk er indicated by et to FFh. Q4			
Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles: Q Cycle Activity: Q1	(Indexed L SETF [k] $0 \le k \le 95$ FFh \rightarrow ((FS None 0110 The content FSR2, offset 1 1 2 Read 'k'	SR2) + k) 1000 kk ts of the registe t by 'k', are se Q3 Process	kk kkkk er indicated by et to FFh. Q4 Write			
Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles: Q Cycle Activity: Q1 Decode	(Indexed L SETF [k] $0 \le k \le 95$ FFh \rightarrow ((FS None 0110 The content FSR2, offset 1 1 2 Read 'k' SETF [GR2) + k) 1000 kk: ts of the registress by 'k', are set Q3 Process Data	kk kkkk er indicated by et to FFh. Q4 Write			
Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles: Q Cycle Activity: Q1 Decode Example: Before Instruct OFST	(Indexed L SETF [k] $0 \le k \le 95$ FFh \rightarrow ((FS None 0110 The content FSR2, offset 1 1 2 Read 'k' SETF [SETF [R2) + k) 1000 kk: ts of the registress by 'k', are services Q3 Process Data OFST] h	kk kkkk er indicated by et to FFh. Q4 Write			
Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles: Q Cycle Activity: Q1 Decode Example: Before Instruct OFST FSR2 Contents	(Indexed L SETF [k] $0 \le k \le 95$ FFh \rightarrow ((FS None 0110 The content FSR2, offset 1 1 Q2 Read 'k' SETF [SETF [= 2C = 0A	iteral Offset r SR2) + k) 1000 kk: ts of the register ts of ts of the register ts of ts of the register ts of ts of	kk kkkk er indicated by et to FFh. Q4 Write			
Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles: Q Cycle Activity: Q1 Decode Example: Before Instruct OFST FSR2 Contents of 0A2Ch	(Indexed L SETF [k] $0 \le k \le 95$ FFh \rightarrow ((FS None 0110 The content FSR2, offset 1 1 Q2 Read 'k' SETF [SETF [= 0A = 00	iteral Offset r SR2) + k) 1000 kk: ts of the register ts of ts of the register ts of ts of the register ts of ts of	kk kkkk er indicated by et to FFh. Q4 Write			
Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles: Q Cycle Activity: Q1 Decode Example: Before Instruct OFST FSR2 Contents	(Indexed L SETF [k] $0 \le k \le 95$ FFh \rightarrow ((FS None 0110 The content FSR2, offset 1 1 Q2 Read 'k' SETF [SETF [= 0A = 00 n	iteral Offset r iteral	kk kkkk er indicated by et to FFh. Q4 Write			

25.2.5 SPECIAL CONSIDERATIONS WITH MICROCHIP MPLAB[®] IDE TOOLS

The latest versions of Microchip's software tools have been designed to fully support the extended instruction set for the PIC18F97J60 family. This includes the MPLAB C18 C Compiler, MPASM assembly language and MPLAB Integrated Development Environment (IDE).

When selecting a target device for software development, MPLAB IDE will automatically set default Configuration bits for that device. The default setting for the XINST Configuration bit is '0', disabling the extended instruction set and Indexed Literal Offset Addressing. For proper execution of applications developed to take advantage of the extended instruction set, XINST must be set during programming.

To develop software for the extended instruction set, the user must enable support for the instructions and the Indexed Addressing mode in their language tool(s). Depending on the environment being used, this may be done in several ways:

- A menu option or dialog box within the environment that allows the user to configure the language tool and its settings for the project
- · A command line option
- · A directive in the source code

These options vary between different compilers, assemblers and development environments. Users are encouraged to review the documentation accompanying their development systems for the appropriate information.

26.0 DEVELOPMENT SUPPORT

The PIC[®] microcontrollers and dsPIC[®] digital signal controllers are supported with a full range of software and hardware development tools:

- Integrated Development Environment
- MPLAB[®] IDE Software
- Compilers/Assemblers/Linkers
 - MPLAB C Compiler for Various Device Families
 - HI-TECH C for Various Device Families
 - MPASM[™] Assembler
 - MPLINK[™] Object Linker/ MPLIB[™] Object Librarian
 - MPLAB Assembler/Linker/Librarian for Various Device Families
- · Simulators
 - MPLAB SIM Software Simulator
- Emulators
 - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debuggers
 - MPLAB ICD 3
 - PICkit™ 3 Debug Express
- Device Programmers
 - PICkit[™] 2 Programmer
 - MPLAB PM3 Device Programmer
- Low-Cost Demonstration/Development Boards, Evaluation Kits, and Starter Kits

26.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16/32-bit microcontroller market. The MPLAB IDE is a Windows[®] operating system-based application that contains:

- A single graphical interface to all debugging tools
 - Simulator
 - Programmer (sold separately)
 - In-Circuit Emulator (sold separately)
 - In-Circuit Debugger (sold separately)
- A full-featured editor with color-coded context
- A multiple project manager
- Customizable data windows with direct edit of contents
- · High-level source code debugging
- · Mouse over variable inspection
- Drag and drop variables from source to watch windows
- · Extensive on-line help
- Integration of select third party tools, such as IAR C Compilers

The MPLAB IDE allows you to:

- Edit your source files (either C or assembly)
- One-touch compile or assemble, and download to emulator and simulator tools (automatically updates all project information)
- Debug using:
 - Source files (C or assembly)
 - Mixed C and assembly
 - Machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost-effective simulators, through low-cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increased flexibility and power.

26.2 MPLAB C Compilers for Various Device Families

The MPLAB C Compiler code development systems are complete ANSI C compilers for Microchip's PIC18, PIC24 and PIC32 families of microcontrollers and the dsPIC30 and dsPIC33 families of digital signal controllers. These compilers provide powerful integration capabilities, superior code optimization and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

26.3 HI-TECH C for Various Device Families

The HI-TECH C Compiler code development systems are complete ANSI C compilers for Microchip's PIC family of microcontrollers and the dsPIC family of digital signal controllers. These compilers provide powerful integration capabilities, omniscient code generation and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

The compilers include a macro assembler, linker, preprocessor, and one-step driver, and can run on multiple platforms.

26.4 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for PIC10/12/16/18 MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel[®] standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.

The MPASM Assembler features include:

- · Integration into MPLAB IDE projects
- User-defined macros to streamline assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

26.5 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler and the MPLAB C18 C Compiler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

26.6 MPLAB Assembler, Linker and Librarian for Various Device Families

MPLAB Assembler produces relocatable machine code from symbolic assembly language for PIC24, PIC32 and dsPIC devices. MPLAB C Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- · Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- Command line interface
- · Rich directive set
- Flexible macro language
- · MPLAB IDE compatibility

26.7 MPLAB SIM Software Simulator

The MPLAB SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC[®] DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB SIM Software Simulator fully supports symbolic debugging using the MPLAB C Compilers, and the MPASM and MPLAB Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

26.8 MPLAB REAL ICE In-Circuit Emulator System

MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs PIC[®] Flash MCUs and dsPIC[®] Flash DSCs with the easy-to-use, powerful graphical user interface of the MPLAB Integrated Development Environment (IDE), included with each kit.

The emulator is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with incircuit debugger systems (RJ11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

The emulator is field upgradable through future firmware downloads in MPLAB IDE. In upcoming releases of MPLAB IDE, new devices will be supported, and new features will be added. MPLAB REAL ICE offers significant advantages over competitive emulators including low-cost, full-speed emulation, run-time variable watches, trace analysis, complex breakpoints, a ruggedized probe interface and long (up to three meters) interconnection cables.

26.9 MPLAB ICD 3 In-Circuit Debugger System

MPLAB ICD 3 In-Circuit Debugger System is Microchip's most cost effective high-speed hardware debugger/programmer for Microchip Flash Digital Signal Controller (DSC) and microcontroller (MCU) devices. It debugs and programs PIC[®] Flash microcontrollers and dsPIC[®] DSCs with the powerful, yet easyto-use graphical user interface of MPLAB Integrated Development Environment (IDE).

The MPLAB ICD 3 In-Circuit Debugger probe is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with a connector compatible with the MPLAB ICD 2 or MPLAB REAL ICE systems (RJ-11). MPLAB ICD 3 supports all MPLAB ICD 2 headers.

26.10 PICkit 3 In-Circuit Debugger/ Programmer and PICkit 3 Debug Express

The MPLAB PICkit 3 allows debugging and programming of PIC[®] and dsPIC[®] Flash microcontrollers at a most affordable price point using the powerful graphical user interface of the MPLAB Integrated Development Environment (IDE). The MPLAB PICkit 3 is connected to the design engineer's PC using a full speed USB interface and can be connected to the target via an Microchip debug (RJ-11) connector (compatible with MPLAB ICD 3 and MPLAB REAL ICE). The connector uses two device I/O pins and the reset line to implement in-circuit debugging and In-Circuit Serial Programming[™].

The PICkit 3 Debug Express include the PICkit 3, demo board and microcontroller, hookup cables and CDROM with user's guide, lessons, tutorial, compiler and MPLAB IDE software.

26.11 PICkit 2 Development Programmer/Debugger and PICkit 2 Debug Express

The PICkit[™] 2 Development Programmer/Debugger is a low-cost development tool with an easy to use interface for programming and debugging Microchip's Flash families of microcontrollers. The full featured Windows[®] programming interface supports baseline (PIC10F, PIC12F5xx, PIC16F5xx), midrange (PIC12F6xx, PIC16F), PIC18F, PIC24, dsPIC30, dsPIC33, and PIC32 families of 8-bit, 16-bit, and 32-bit microcontrollers, and many Microchip Serial EEPROM products. With Microchip's powerful MPLAB Integrated Development Environment (IDE) the PICkit[™] 2 enables in-circuit debugging on most PIC[®] microcontrollers. In-Circuit-Debugging runs, halts and single steps the program while the PIC microcontroller is embedded in the application. When halted at a breakpoint, the file registers can be examined and modified.

The PICkit 2 Debug Express include the PICkit 2, demo board and microcontroller, hookup cables and CDROM with user's guide, lessons, tutorial, compiler and MPLAB IDE software.

26.12 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages and a modular, detachable socket assembly to support various package types. The ICSP™ cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices and incorporates an MMC card for file storage and data applications.

26.13 Demonstration/Development Boards, Evaluation Kits, and Starter Kits

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM[™] and dsPICDEM[™] demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ[®] security ICs, CAN, IrDA[®], PowerSmart battery management, SEEVAL[®] evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

27.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings^(†)

Ambient temperature under bias	40°C to +100°C
Storage temperature	65°C to +150°C
Voltage on any digital only input pin or MCLR with respect to Vss (except VDD)	0.3V to 6.0V
Voltage on any combined digital and analog pin with respect to Vss	-0.3V to (VDD + 0.3V)
Voltage on VDDCORE with respect to Vss	0.3V to 2.75V
Voltage on VDD with respect to Vss	0.3V to 4.0V
Total power dissipation (Note 1)	1.0W
Maximum current out of Vss pin	300 mA
Maximum current into VDD pin	250 mA
Input clamp current, Iικ (Vι < 0 or Vι > VDD) (Note 2)	±0 mA
Output clamp current, Ioκ (Vo < 0 or Vo > VDD) (Note 2)	±0 mA
Maximum output current sunk by any PORTB and PORTC I/O pins	25 mA
Maximum output current sunk by any PORTD, PORTE and PORTJ I/O pins	8 mA
Maximum output current sunk by any PORTA, PORTF, PORTG and PORTH I/O pins (Note 3)	2 mA
Maximum output current sourced by any PORTB and PORTC I/O pins	25 mA
Maximum output current sourced by any PORTD, PORTE and PORTJ I/O pins	8 mA
Maximum output current sourced by any PORTA, PORTF, PORTG and PORTH I/O pins (Note 3	s)2 mA
Maximum current sunk by all ports combined	200 mA
Maximum current sourced by all ports combined	200 mA

Note 1: Power dissipation is calculated as follows:

Pdis = VDD x {IDD $-\Sigma$ IOH} + Σ {(VDD - VOH) x IOH} + Σ (VOL x IOL) + Σ (VTPOUT x ITPOUT)

- 2: No clamping diodes are present.
- 3: Exceptions are RA<1> and RA<0>, which are capable of directly driving LEDs up to 25 mA.

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

FIGURE 27-1: PIC18F97J60 FAMILY VOLTAGE-FREQUENCY GRAPH, REGULATOR ENABLED (ENVREG TIED TO VDD)





FIGURE 27-2: PIC18F97J60 FAMILY VOLTAGE-FREQUENCY GRAPH, REGULATOR DISABLED (ENVREG TIED TO Vss)



	7J60 FamilyStandard Operating Conditions (unless otherwise s Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for indu						
Param No.	Symbol	Characteristic	Min	Тур	Мах	Units	Conditions
D001	Vdd	Supply Voltage	VDDCORE 2.7 3.1		3.6 3.6 3.6	> > >	ENVREG tied to Vss ENVREG tied to VDD Ethernet module enabled (ECON2<5> = 1)
D001B	VDDCORE	External Supply for Microcontroller Core	2.0	_	2.7	V	
D001C	AVdd	Analog Supply Voltage	VDD - 0.3	_	VDD + 0.3	V	
D002	Vdr	RAM Data Retention Voltage ⁽¹⁾	1.5	_	—	V	
D003	VPOR	VDD Power-on Reset Voltage	—	_	0.7	V	See Section 4.3 "Power-on Reset (POR)" for details
D004	Svdd	VDD Rise Rate to Ensure Internal Power-on Reset	0.05	_	_	V/ms	See Section 4.3 "Power-on Reset (POR)" for details

27.1 DC Characteristics: Supply Voltage, PIC18F97J60 Family (Industrial)

Note 1: This is the limit to which VDD can be lowered in Sleep mode, or during a device Reset, without losing RAM data.

Param No.	Device	Тур	Мах	Units	Conditions	
	Power-Down Current (IPD) ⁽¹⁾					
	All devices	19.0	69.0	μA	-40°C	VDD = 2.0V,
		21.0	69.0	μA	+25°C	VDDCORE = $2.0V^{(4)}$
		45.0	149.0	μA	+85°C	(Sleep mode)
	All devices	26.0	104.0	μA	-40°C	VDD = 2.5V,
		29.0	104.0	μA	+25°C	VDDCORE = $2.5V^{(4)}$
		60.0	184.0	μA	+85°C	(Sleep mode)
	All devices	40.0	203.0	μΑ	-40°C) () (5)
		44.0	203.0	μA	+25°C	VDD = 3.3V ⁽⁵⁾ (Sleep mode)
		105.0	209.0	μA	+85°C	

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or Vss and all features that add delta current disabled (such as WDT, Timer1 oscillator, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

MCLR = VDD; WDT enabled/disabled as specified.

- **3:** Standard, low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.
- 4: Voltage regulator disabled (ENVREG = 0, tied to Vss).
- 5: Voltage regulator enabled (ENVREG = 1, tied to VDD).
- 6: For △IETH, the specified current includes current sunk through TPOUT+ and TPOUT-. LEDA and LEDB are disabled for all testing.

PIC18F9 (Indu	7J60 Family strial)		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial							
Param No.	Device	Тур	Max	Units		Conditions				
	Supply Current (IDD) ^(2,3)									
	All devices	12.0	34.0	μA	-40°C					
		12.0	34.0	μΑ	+25°C	VDD = 2.0V, $VDDCORE = 2.0V(4)$				
		74.0	108.0	μΑ	+85°C	VBBOOKE 2.0V				
	All devices	20.0	45.0	μA	-40°C		Fosc = 31 kHz			
		20.0	45.0	μA	+25°C	VDD = 2.5V, $VDDCORE = 2.5V(4)$	(RC_RUN mode,			
		82.0	126.0	μA	+85°C		Internal Oscillator Source			
	All devices	105.0	168.0	μΑ	-40°C					
		105.0	168.0	μA	+25°C	VDD = 3.3V ⁽⁵⁾				
		182.0	246.0	μA	+85°C					
	All devices	8.0	32.0	μΑ	-40°C					
		8.0	32.0	μA	+25°C	VDD = 2.0V, $VDDCORE = 2.0V(4)$				
		62.0	98.0	μA	+85°C	VBBOOKE 2.0V				
	All devices	12.0	35.0	μΑ	-40°C		Fosc = 31 kHz			
		12.0	35.0	μA	+25°C	VDD = 2.5V, $VDDCORE = 2.5V(4)$	(RC_IDLE mode,			
		70.0	95.0	μΑ	+85°C		Internal Oscillator Source			
	All devices	90.0	152.0	μA	-40°C	1				
		90.0	152.0	μΑ	+25°C	VDD = 3.3V ⁽⁵⁾				
		170.0	225.0	μA	+85°C					

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or Vss and all features that add delta current disabled (such as WDT, Timer1 oscillator, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

MCLR = VDD; WDT enabled/disabled as specified.

- **3:** Standard, low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.
- **4:** Voltage regulator disabled (ENVREG = 0, tied to Vss).
- 5: Voltage regulator enabled (ENVREG = 1, tied to VDD).
- 6: For △IETH, the specified current includes current sunk through TPOUT+ and TPOUT-. LEDA and LEDB are disabled for all testing.

PIC18F9 (Indus	7J60 Family strial)	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial							
Param No.	Device	Тур	Max	Units		Condition	s		
	Supply Current (IDD) ⁽²⁾								
	All devices	0.8	1.5	mA	-40°C				
		0.8	1.5	mA	+25°C	$VDD = 2.0V,$ $VDDCORE = 2.0V^{(4)}$			
		0.9	1.7	mA	+85°C	VEDBOOKE 2.0V			
	All devices	1.1	1.8	mA	-40°C		Fosc = 1 MHz		
		1.1	1.8	mA	+25°C	VDD = 2.5V, $VDDCORE = 2.5V^{(4)}$	(PRI_RUN mode,		
		1.2	2.0	mA	+85°C	VBBOOKE 2.0V	EC oscillator)		
	All devices	2.1	3.4	mA	-40°C	VDD = 3.3V ⁽⁵⁾			
		2.0	3.4	mA	+25°C				
		2.1	3.4	mA	+85°C				
	All devices	9.2	14.5	mA	-40°C				
		9.0	14.5	mA	+25°C	VDD = 2.5V, $VDDCORE = 2.5V^{(4)}$			
		9.2	14.5	mA	+85°C	VEDOCIAL 2.0V	Fosc = 25 MHz		
	All devices	13.0	18.4	mA	-40°C		(PRI_RUN mode, EC oscillator)		
		12.4	18.4	mA	+25°C	VDD = 3.3V ⁽⁵⁾			
		13.0	18.4	mA	+85°C				
	All devices	13.4	19.8	mA	-40°C				
		13.0	19.8	mA	+25°C	VDD = 2.5V, $VDDCORE = 2.5V^{(4)}$			
		13.4	19.8	mA	+85°C	LEBOOKE 2.0V	Fosc = 41.6667 MHz (PRI_RUN mode, EC oscillator)		
	All devices	14.5	21.6	mA	-40°C				
		14.4	21.6	mA	+25°C	VDD = 3.3V ⁽⁵⁾			
		14.5	21.6	mA	+85°C				

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSs and all features that add delta current disabled (such as WDT, Timer1 oscillator, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

- OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;
- MCLR = VDD; WDT enabled/disabled as specified.
- **3:** Standard, low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.
- 4: Voltage regulator disabled (ENVREG = 0, tied to Vss).
- 5: Voltage regulator enabled (ENVREG = 1, tied to VDD).
- 6: For △IETH, the specified current includes current sunk through TPOUT+ and TPOUT-. LEDA and LEDB are disabled for all testing.

	7J60 Family strial)	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial									
Param No.	Device	Тур	Max	Units		Conditions					
	Supply Current (IDD) ⁽²⁾										
	All devices	2.8	5.2	mA	-40°C						
		2.5	5.2	mA	+25°C	VDD = 2.5V, $VDDCORE = 2.5V(4)$					
		2.8	5.2	mA	+85°C		Fosc = 25 MHz, 2.7778 MHz internal				
	All devices	3.6	6.4	mA	-40°C		(PRI_RUN HS mode)				
		3.3	6.4	mA	+25°C	VDD = 3.3V ⁽⁵⁾	· _ /				
		3.6	6.4	mA	+85°C						
	All devices	6.4	11.0	mA	-40°C						
		6.0	11.0	mA	+25°C	VDD = 2.5V, VDDCORE = 2.5V ⁽⁴⁾	Fosc = 25 MHz, 13.8889 MHz internal (PRI_RUN HSPLL mode)				
		6.4	11.0	mA	+85°C						
	All devices	7.8	12.5	mA	-40°C						
		7.4	12.5	mA	+25°C	VDD = 3.3V ⁽⁵⁾					
		7.8	12.5	mA	+85°C						
	All devices	9.2	14.5	mA	-40°C						
		9.0	14.5	mA	+25°C	VDD = 2.5V, $VDDCORE = 2.5V^{(4)}$					
		9.2	14.5	mA	+85°C		Fosc = 25 MHz, 25 MHz internal				
	All devices	13.0	18.4	mA	-40°C		(PRI_RUN_HS mode)				
		12.4	18.4	mA	+25°C	VDD = 3.3V ⁽⁵⁾	· _ /				
		13.0	18.4	mA	+85°C						
	All devices	13.4	19.8	mA	-40°C	$\lambda = 2.5 \lambda'$					
		13.0	19.8	mA	+25°C	VDD = 2.5V, $VDDCORE = 2.5V^{(4)}$					
		13.4	19.8	mA	+85°C		Fosc = 25 MHz, 41.6667 MHz internal				
	All devices	14.5	21.6	mA	-40°C		(PRI_RUN HSPLL mode				
		14.4	21.6	mA	+25°C	VDD = 3.3V ⁽⁵⁾					
		14.5	21.6	mA	+85°C						

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSs and all features that add delta current disabled (such as WDT, Timer1 oscillator, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

MCLR = VDD; WDT enabled/disabled as specified.

- **3:** Standard, low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.
- 4: Voltage regulator disabled (ENVREG = 0, tied to Vss).
- **5**: Voltage regulator enabled (ENVREG = 1, tied to VDD).
- 6: For △IETH, the specified current includes current sunk through TPOUT+ and TPOUT-. LEDA and LEDB are disabled for all testing.

PIC18F97 (Indus	7J60 Family strial)	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial								
Param No.	Device	Тур	Max	Units		Conditions				
	Supply Current (IDD) ⁽²⁾									
	All devices	0.5	1.1	mA	-40°C					
		0.5	1.1	mA	+25°C	$VDD = 2.0V,$ $VDDCORE = 2.0V^{(4)}$				
		0.6	1.2	mA	+85°C	VBBOOKE 2.0V				
	All devices	0.9	1.4	mA	-40°C		Fosc = 1 MHz			
		0.9	1.4	mA	+25°C	VDD = 2.5V, $VDDCORE = 2.5V^{(4)}$	(PRI_IDLE mode,			
		1.0	1.5	mA	+85°C	VBBOOKE 2.0V	EC oscillator)			
	All devices	1.9	2.6	mA	-40°C	VDD = 3.3V ⁽⁵⁾				
		1.8	2.6	mA	+25°C					
		1.9	2.6	mA	+85°C					
	All devices	5.9	9.5	mA	-40°C					
		5.6	9.5	mA	+25°C	VDD = 2.5V, $VDDCORE = 2.5V^{(4)}$				
		5.9	9.5	mA	+85°C		Fosc = 25 MHz (PRI IDLE mode,			
	All devices	7.5	13.2	mA	-40°C		EC oscillator)			
		7.2	13.2	mA	+25°C	VDD = 3.3V ⁽⁵⁾	,			
		7.5	13.2	mA	+85°C					
	All devices	8.6	14.0	mA	-40°C					
		8.0	14.0	mA	+25°C	VDD = 2.5V, $VDDCORE = 2.5V^{(4)}$	_			
		8.6	14.0	mA	+85°C	220012 2.01	Fosc = 41.6667 MHz (PRI_IDLE mode, EC oscillator)			
	All devices	9.8	16.0	mA	-40°C					
		9.4	16.0	mA	+25°C	VDD = 3.3V ⁽⁵⁾				
		9.8	16.0	mA	+85°C					

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSS and all features that add delta current disabled (such as WDT, Timer1 oscillator, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

- OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;
- MCLR = VDD; WDT enabled/disabled as specified.
- **3:** Standard, low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.
- 4: Voltage regulator disabled (ENVREG = 0, tied to Vss).
- 5: Voltage regulator enabled (ENVREG = 1, tied to VDD).
- 6: For △IETH, the specified current includes current sunk through TPOUT+ and TPOUT-. LEDA and LEDB are disabled for all testing.

PIC18F97 (Indus	7J60 Family strial)	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial							
Param No.	Device	Тур	Max	Units		Condition	S		
	Supply Current (IDD) ⁽²⁾								
	All devices	22.0	45.0	μΑ	-10°C				
		22.0	45.0	μΑ	+25°C	$VDD = 2.0V,$ $VDDCORE = 2.0V^{(4)}$			
		78.0	114.0	μA	+70°C				
	All devices	27.0	52.0	μA	-10°C	VDD = 2.5V,	Fosc = 32 kHz ⁽³⁾		
		27.0	52.0	μA	+25°C	- VDDCORE = 2.5V ⁽⁴⁾	(SEC_RUN mode,		
		92.0	135.0	μA	+70°C		Timer1 as clock)		
	All devices	106.0	168.0	μA	-10°C				
		106.0	168.0	μA	+25°C	VDD = 3.3V ⁽⁵⁾			
		188.0	246.0	μA	+70°C				
	All devices	18.0	37.0	μA	-10°C	VDD = 2.0V,			
		18.0	37.0	μA	+25°C	VDD = 2.0V, VDDCORE = 2.0V ⁽⁴⁾			
		75.0	105.0	μA	+70°C				
	All devices	21.0	40.0	μA	-10°C		Fosc = 32 kHz ⁽³⁾		
		21.0	40.0	μA	+25°C	$VDD = 2.5V,$ $VDDCORE = 2.5V^{(4)}$	(SEC_IDLE mode,		
		84.0	98.0	μA	+70°C		Timer1 as clock)		
	All devices	94.0	152.0	μA	-10°C				
		94.0	152.0	μA	+25°C	VDD = 3.3V ⁽⁵⁾			
		182.0	225.0	μA	+70°C				

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or Vss and all features that add delta current disabled (such as WDT, Timer1 oscillator, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

MCLR = VDD; WDT enabled/disabled as specified.

- **3:** Standard, low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.
- **4:** Voltage regulator disabled (ENVREG = 0, tied to Vss).
- 5: Voltage regulator enabled (ENVREG = 1, tied to VDD).
- 6: For △IETH, the specified current includes current sunk through TPOUT+ and TPOUT-. LEDA and LEDB are disabled for all testing.

	7J60 Family strial)		rd Opera	•	•	s otherwise stated) ≤ +85°C for industria	al				
Param No.	Device	Тур	Max	Units		Conditions					
	Module Differential Currents	(ΔΙWDT, ΔΙΟSCB, ΔΙΑΟ, ΔΙΕΤΗ)									
D022	Watchdog Timer	2.4	7.0	μA	-40°C	VDD = 2.0V,					
(∆IWDT)		2.4	7.0	μA	+25°C	VDD = 2.0V, $VDDCORE = 2.0V^{(4)}$					
		12.0	19.0	μA	+85°C	VBBOOKE 2.0V					
		3.0	8.0	μA	-40°C	VDD = 2.5V,					
		3.0	8.0	μA	+25°C	VDD = 2.5V, $VDDCORE = 2.5V^{(4)}$					
		14.0	22.0	μA	+85°C	VBBOOKE 2.0V					
		5.0	12.0	μA	-40°C						
		5.0	12.0	μA	+25°C	VDD = 3.3V ⁽⁵⁾					
		19.0	30.0	μA	+85°C						
D025	Timer1 Oscillator	12.0	20.0	μA	-40°C	VDD = 2.0V,	32 kHz on Timer1 ⁽³⁾				
(Δ IOSCB)		12.0	20.0	μA	+25°C	VDD = 2.0V, $VDDCORE = 2.0V^{(4)}$					
		24.0	36.0	μA	+85°C	VBBOOKE 2.0V					
		13.0	21.0	μA	-40°C	VDD = 2.5V,					
		13.0	21.0	μA	+25°C	VDD = 2.5V, $VDDCORE = 2.5V^{(4)}$	32 kHz on Timer1 ⁽³⁾				
		26.0	38.0	μA	+85°C	VBBOOKE 2.0V					
		14.0	25.0	μA	-40°C						
		14.0	25.0	μA	+25°C	VDD = 3.3V ⁽⁵⁾	32 kHz on Timer1 ⁽³⁾				
		29.0	40.0	μA	+85°C						
D026 (∆IAD)	A/D Converter	1.2	10.0	μA	-40°C to +85°C	VDD = 2.0V, VDDCORE = 2.0V ⁽⁴⁾					
		1.2	10.0	μA	-40°C to +85°C	VDD = 2.5V, VDDCORE = 2.5V ⁽⁴⁾	A/D on, not converting				
		1.2	11.0	μA	-40°C to +85°C	VDD = 3.3V ⁽⁵⁾	1				
D027	Ethernet Module	130.0	156.0	mA	-40°C to +85°C	(No transmit activity				
∆IETH (6)		180.0	214.0	mA	-40°C to +85°C	VDD = 3.3V ⁽⁵⁾	Transmission in progress				

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSs and all features that add delta current disabled (such as WDT, Timer1 oscillator, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

- OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;
- MCLR = VDD; WDT enabled/disabled as specified.
- **3:** Standard, low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.
- 4: Voltage regulator disabled (ENVREG = 0, tied to Vss).
- 5: Voltage regulator enabled (ENVREG = 1, tied to VDD).
- 6: For ∆IETH, the specified current includes current sunk through TPOUT+ and TPOUT-. LEDA and LEDB are disabled for all testing.

DC CH4	ARACTE	RISTICS				unless otherwise stated) ≤ +85°C for industrial
Param No.	Symbol	Characteristic	Min	Мах	Units	Conditions
	VIL	Input Low Voltage				
		All I/O Ports:				
D030		with TTL Buffer	Vss	0.15Vdd	V	VDD<2.7V
			Vss	0.8	V	$2.7V \le V\text{DD} \le 3.6V$
D031		with Schmitt Trigger Buffer	Vss	0.2 Vdd	V	
D032		MCLR	Vss	0.2 Vdd	V	
D033		OSC1	Vss	0.3 Vdd	V	HS, HSPLL modes
D033A		OSC1	Vss	0.2 Vdd	V	EC mode
D034		T13CKI	Vss	0.3	V	
	VIH	Input High Voltage				
		I/O Ports, with Analog Functions:				
D040		with TTL Buffer	0.25 VDD + 0.8V	Vdd	V	
D041		with Schmitt Trigger Buffer	0.8 Vdd	Vdd	V	
		I/O Ports, Digital Only:				
		with TTL Buffer	0.25 VDD + 0.8V	5.5	V	
		with Schmitt Trigger Buffer	0.8 Vdd	5.5	V	
D042		MCLR	0.8 VDD	Vdd	V	
D043		OSC1	0.7 Vdd	Vdd	V	HS, HSPLL modes
D043A		OSC1	0.8 Vdd	Vdd	V	EC mode
D044		T13CKI	1.6	Vdd	V	
	lı∟	Input Leakage Current ⁽¹⁾				
D060		I/O Ports	—	±1	μA	$Vss \le VPIN \le VDD,$ Pin at high-impedance
D061		MCLR	_	±1	μA	$Vss \leq V PIN \leq V DD$
D063		OSC1	_	±1	μA	$Vss \leq V PIN \leq V DD$
	IPU	Weak Pull-up Current				
D070	IPURB	PORTB, PORTD, PORTE, PORTJ	80	400	μA	VDD = 3.3V, VPIN = VSS

27.3 DC Characteristics: PIC18F97J60 Family (Industrial)

Note 1: Negative current is defined as current sourced by the pin.

27.3 DC Characteristics: PIC18F97J60 Family (Industrial) (Continued)

DC CHA	ARACTE	RISTICS				unless otherwise stated) ≤ +85°C for industrial
Param No.	Symbol	Characteristic	Min	Мах	Units	Conditions
	Vol	Output Low Voltage				
D080		I/O Ports:				
		PORTD, PORTE, PORTJ	_	0.4	V	IOL = 4 mA, VDD = 3.3V, -40°C to +85°C
		PORTA<5:2>, PORTF, PORTG, PORTH	_	0.4	V	IOL = 2 mA, VDD = 3.3V, -40°C to +85°C
		PORTA<1:0>, PORTB, PORTC	_	0.4	V	IOL = 8 mA, VDD = 3.3V, -40°C to +85°C
D083		OSC2/CLKO (EC, ECPLL modes)	_	0.4	V	IOL = 2 mA, VDD = 3.3V, -40°C to +85°C
	Vон	Output High Voltage ⁽¹⁾				
D090		I/O Ports:			V	
		PORTD, PORTE, PORTJ	2.4	_	V	IOH = -4 mA, VDD = 3.3V, -40°С to +85°С
		PORTA<5:2>, PORTF, PORTG, PORTH	2.4	_	V	IOH = -2 mA, VDD = 3.3V, -40°С to +85°С
		PORTA<1:0>, PORTB, PORTC	2.4	_	V	IOH = -8 mA, VDD = 3.3V, -40°С to +85°С
D092		OSC2/CLKO (EC, ECPLL modes)	2.4	_	V	IOH = -1.0 mA, VDD = 3.3V, -40°С to +85°С
		Capacitive Loading Specs on Output Pins				
D100	COSC2	OSC2 pin	_	15	pF	In HS mode when external clock is used to drive OSC1
D101	Сю	All I/O pins and OSC2 (in Internal RC mode, EC, ECPLL)	_	50	pF	To meet the AC timing specifications
D102	Св	SCLx, SDAx	_	400	pF	I ² C™ specification

Note 1: Negative current is defined as current sourced by the pin.

DC CH				Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial						
Param No.	Sym	Characteristic	Min	Тур†	Мах	Units	Conditions			
		Program Flash Memory								
D130	Eр	Cell Endurance	100	1K		E/W	-40°C to +85°C			
D131	Vpr	VDD for Read	VMIN	—	3.6	V	Vміn = Minimum operating voltage			
D132B	VPEW	Voltage for Self-Timed Erase or Write								
		Vdd	2.70	—	3.6	V	ENVREG tied to VDD			
		VDDCORE	2.35		2.7	V	ENVREG tied to Vss			
D133A	Tiw	Self-Timed Write Cycle Time	_	2.8	—	ms				
D134	TRETD	Characteristic Retention	20	_	—	Year	Provided no other specifications are violated			
D135	IDDP	Supply Current during Programming	_	10	—	mA	Ethernet module disabled			

TABLE 27-1: MEMORY PROGRAMMING REQUIREMENTS

† Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

TABLE 27-2: COMPARATOR SPECIFICATIONS

Operating	Operating Conditions: $3.0V \le VDD \le 3.6V$, $-40^{\circ}C \le TA \le +85^{\circ}C$ (unless otherwise stated)											
Param No.	Sym	Characteristics	Min	Тур	Мах	Units	Comments					
D300	VIOFF	Input Offset Voltage*		±5.0	±10	mV						
D301	VICM	Input Common-Mode Voltage*	0	—	AVDD - 1.5	V						
D302	CMRR	Common-Mode Rejection Ratio*	55	—	—	dB						
300	TRESP	Response Time ^{(1)*}		150	400	ns						
301	Тмс2о∨	Comparator Mode Change to Output Valid*		_	10	μS						

* These parameters are characterized but not tested.

Note 1: Response time measured with one comparator input at (AVDD – 1.5)/2, while the other input transitions from Vss to AVDD.

TABLE 27-3: VOLTAGE REFERENCE SPECIFICATIONS

Operating	Operating Conditions: $3.0V \le VDD \le 3.6V$, -40°C \le TA \le +85°C (unless otherwise stated)										
Param No.	Sym	Characteristics	Min	Тур	Max	Units	Comments				
D310	VRES	Resolution	VDD/24	_	VDD/32	LSb					
D311	VRAA	Absolute Accuracy	—	_	1/2	LSb					
D312	VRur	Unit Resistor Value (R)	_	2k	_	Ω					
310	TSET	Settling Time ⁽¹⁾		_	10	μS					

Note 1: Settling time measured while CVRR = 1 and CVR3:CVR0 transitions from '0000' to '1111'.

TABLE 27-4: INTERNAL VOLTAGE REGULATOR SPECIFICATIONS

Operating	Operating Conditions: $-40^{\circ}C \le TA \le +85^{\circ}C$ (unless otherwise stated)										
Param No.	Sym Characteristics Min Typ Max Units Comments										
	Vrgout	Regulator Output Voltage	_	2.5	_	V					
	CF External Filter Capacitor 1 10 — μF Capacitor must be low series resistance										

27.4 AC (Timing) Characteristics

27.4.1 TIMING PARAMETER SYMBOLOGY

The timing parameter symbols have been created following one of the following formats:

1. TppS2ppS		3. Tcc:st	(I ² C specifications only)	
2. TppS		4. Ts	(I ² C specifications only)	
Т				
F	Frequency	т	Time	
Lowercase letters (pp) and their meanings:				
рр				
сс	ECCP1	osc	OSC1	
ck	CLKO	rd	RD	
cs	CS	rw	RD or WR	
di	SDIx	sc	SCKx	
do	SDOx	SS	SSx	
dt	Data in	tO	TOCKI	
io	I/O port	t1	T13CKI	
mc	MCLR	wr	WR	
Uppercase letters and their meanings:				
S				
F	Fall	Р	Period	
н	High	R	Rise	
I	Invalid (High-Impedance)	V	Valid	
L	Low	Z	High-Impedance	
I ² C only				
AA	Output access	High	High	
BUF	Bus free	Low	Low	
Tcc:st (I ² C specifications only)				
CC				
HD	Hold	SU	Setup	
ST				
DAT	DATA input hold	STO	Stop condition	
STA	Start condition			


27.4.2 TIMING CONDITIONS

The temperature and voltages specified in Table 27-5 apply to all timing specifications unless otherwise noted. Figure 27-3 specifies the load conditions for the timing specifications.

TABLE 27-5: TEMPERATURE AND VOLTAGE SPECIFICATIONS – AC

	Standard Operating Conditions (unless otherwise stated)		
AC CHARACTERISTICS	Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial		
AC CHARACTERISTICS	Operating voltage VDD range as described in DC spec Section 27.1 and		
	Section 27.3.		

FIGURE 27-3: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS



27.4.3 TIMING DIAGRAMS AND SPECIFICATIONS




TABLE 27-6: EXTERNAL CLOCK TIMING REQUIREMENTS

Param. No.	Symbol	Characteristic	Min	Мах	Units	Conditions
1A	Fosc	External CLKI Frequency ⁽¹⁾	DC	41.6667	MHz	EC Oscillator mode
		Oscillator Frequency ⁽¹⁾	6	25	MHz	HS Oscillator mode
1	Tosc	External CLKI Period ⁽¹⁾	24	_	ns	EC Oscillator mode
		Oscillator Period ⁽¹⁾	40	167	ns	HS Oscillator mode
2	Тсү	Instruction Cycle Time ⁽¹⁾	96	_	ns	Tcy = 4/Fosc, Industrial
3	TosL, TosH	External Clock in (OSC1) High or Low Time	10	—	ns	EC Oscillator mode
4	TosR, TosF	External Clock in (OSC1) Rise or Fall Time	_	7.5	ns	EC Oscillator mode
5		Clock Frequency Tolerance	_	±50	ppm	Ethernet module enabled

Note 1: Instruction cycle period (Tcr) equals four times the input oscillator time base period for all configurations except PLL. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKI pin. When an external clock input is used, the "max." cycle time limit is "DC" (no clock) for all devices.

Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
F10	Fosc	Oscillator Frequency Range	8	_	25	MHz	HSPLL mode
			8	—	37.5	MHz	ECPLL mode
F11	Fsys	On-Chip VCO System Frequency	20	_	62.5	MHz	
F12	t _{rc}	PLL Start-up Time (Lock Time)	_	—	2	ms	
F13	ΔCLK	CLKO Stability (Jitter)	-2	—	+2	%	


TABLE 27-7: PLL CLOCK TIMING SPECIFICATIONS (VDD = 2.6V TO 3.6V)

† Data in "Typ" column is at 3.3V, 25°C, unless otherwise stated. These parameters are for design guidance only and are not tested.

TABLE 27-8: AC CHARACTERISTICS: INTERNAL RC ACCURACY PIC18F97J60 FAMILY (INDUSTRIAL)

Param No.	Characteristic	Min	Тур	Max	Units	Conditions
	INTRC Accuracy @ Freq = 31 kHz ⁽¹⁾	21.7		40.3	kHz	

Note 1: INTRC frequency changes as VDDCORE changes.



Param No.	Symbol	Characteristic	Min	Тур	Мах	Units	Conditions
10	TosH2ckL	OSC1 ↑ to CLKO ↓	_	75	200	ns	
11	TosH2ckH	OSC1 ↑ to CLKO ↑	—	75	200	ns	
12	TCKR	CLKO Rise Time	—	15	30	ns	
13	ТскF	CLKO Fall Time	—	15	30	ns	
14	TckL2IoV	CLKO ↓ to Port Out Valid	—		0.5 Tcy + 20	ns	
15	TIOV2CKH	Port In Valid before CLKO ↑	0.25 TCY + 25		_	ns	
16	TckH2iol	Port In Hold after CLKO ↑	0	_	—	ns	
17	TosH2IoV	OSC1 ↑ (Q1 cycle) to Port Out Valid	_	50	150	ns	
18	TosH2ıol	OSC1 [↑] (Q2 cycle) to Port Input Invalid (I/O in hold time)	100	_	—	ns	
19	TioV2osH	Port Input Valid to OSC1 ↑ (I/O in setup time)	0	—	_	ns	
20	TIOR	Port Output Rise Time	—	_	6	ns	
21	TIOF	Port Output Fall Time	—		5	ns	
22†	TINP	INTx pin High or Low Time	Тсү		_	ns	
23†	Trbp	RB7:RB4 Change INTx High or Low Time	Тсү	_	—	ns	

TABLE 27-9: CLKO AND I/O TIMING REQUIREMENTS

† These parameters are asynchronous events not related to any internal clock edges.




FIGURE 27-6: PROGRAM MEMORY READ TIMING DIAGRAM

TABLE 27-10:	CLKO AND I/O TIMING REQUIREMENTS
--------------	----------------------------------

Param. No	Symbol	Characteristics	Min	Тур	Мах	Units
150	TadV2alL	Address Out Valid to ALE ↓ (address setup time)	0.25 Tcy – 10	_	—	ns
151	TalL2adl	ALE \downarrow to Address Out Invalid (address hold time)	5		—	ns
155	TalL2oeL	ALE \downarrow to $\overline{OE} \downarrow$	10	0.125 Tcy	—	ns
160	TadZ2oeL	AD high-Z to $\overline{OE} \downarrow$ (bus release to \overline{OE})	0		_	ns
161	ToeH2adD	OE ↑ to AD Driven	0.125 Tcy – 5		_	ns
162	TadV2oeH	Least Significant Data Valid before $\overline{OE} \uparrow$ (data setup time)	ore OE ↑ 20 —		_	ns
163	ToeH2adl	\overline{OE} \uparrow to Data In Invalid (data hold time)	0	_	_	ns
164	TalH2alL	ALE Pulse Width	—	Тсү	—	ns
165	ToeL2oeH	OE Pulse Width	0.5 TCY – 5	0.5 TCY	_	ns
166	TalH2alH	ALE \uparrow to ALE \uparrow (cycle time)	—	0.25 Tcy	—	ns
167	Тасс	Address Valid to Data Valid	0.75 Tcy – 25		—	ns
168	Тое	$\overline{OE}\downarrow$ to Data Valid		_	0.5 Tcy – 25	ns
169	TalL2oeH	ALE ↓ to OE ↑	0.625 Tcy – 10	_	0.625 Tcy + 10	ns
171	TalH2csL	Chip Enable Active to ALE \downarrow	0.25 Tcy – 20	_	—	ns
171A	TubL2oeH	AD Valid to Chip Enable Active		_	10	ns




TABLE	27-11:	PROGRAM	MEMORY	WRITE	TIMING	REQUIREN	IENTS	

Param. No	Symbol	Characteristics	Min	Тур	Max	Units
150	TadV2alL	Address Out Valid to ALE \downarrow (address setup time)	0.25 Tcy – 10	—	_	ns
151	TalL2adl	ALE \downarrow to Address Out Invalid (address hold time)	5	—	_	ns
153	TwrH2adl	\overline{WRn} \uparrow to Data Out Invalid (data hold time)	5			ns
154	TwrL	WRn Pulse Width	0.5 Tcy – 5	0.5 TCY		ns
156	TadV2wrH	Data Valid before \overline{WRn} \uparrow (data setup time)	0.5 Tcy – 10	_	_	ns
157	TbsV2wrL	Byte Select Valid before $\overline{\text{WRn}} \downarrow$ (byte select setup time)	0.25 TCY	—	—	ns
157A	TwrH2bsl	WRn ↑ to Byte Select Invalid (byte select hold time)	0.125 Tcy – 5			ns
166	TalH2alH	ALE \uparrow to ALE \uparrow (cycle time)	—	0.25 TCY	_	ns
171	TalH2csL	Chip Enable Active to ALE \downarrow	0.25 Tcy – 20	_	_	ns
171A	TubL2oeH	AD Valid to Chip Enable Active		_	10	ns




FIGURE 27-8: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING

TABLE 27-12:RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER
AND BROWN-OUT RESET REQUIREMENTS

Param. No.	Symbol	Characteristic	Min	Тур	Мах	Units	Conditions
30	ТмсL	MCLR Pulse Width (low)	2			μS	
31	TWDT	Watchdog Timer Time-out Period (no postscaler)	2.8	4.1	5.4	ms	
32	Tost	Oscillation Start-up Timer Period	1024 Tosc		1024 Tosc	_	Tosc = OSC1 period
33	TPWRT	Power-up Timer Period	46.2	66	85.8	ms	
34	Tioz	I/O High-Impedance from MCLR	—	_	3Tcy + 2	μS	System clock available
		Low or Watchdog Timer Reset	_		415	μS	System clock unavailable (Sleep mode or primary oscillator off)
38	TCSD	CPU Start-up Time	—	200	—	μS	






TABLE 27-13:	TIMER0 AND TIMER1 EXTERNAL CLOCK REQUIREMENTS
--------------	---

Param No.	Symbol		Characteristic		Min	Max	Units	Conditions
40 T⊤0H		T0CKI High P	ulse Width	No prescaler	0.5 Tcy + 20	_	ns	
		-		With prescaler	10	_	ns	
41	TTOL TOCKI Low Pu		ulse Width	No prescaler	0.5 Tcy + 20	—	ns	
				With prescaler	10	—	ns	
42	TT0P	T0CKI Period		No prescaler	Tcy + 10	—	ns	
			With prescaler	Greater of: 20 ns or (TcY + 40)/N	_	ns	N = prescale value (1, 2, 4,, 256)	
45	T⊤1H	T13CKI High Time	Synchronous, no prescaler		0.5 Tcy + 20	—	ns	
			Synchronous, with prescaler		10	—	ns	
			Asynchronous		30	—	ns	
46	T⊤1L	T13CKI Low Time	Synchronous, no prescaler		0.5 Tcy + 5	—	ns	
			Synchronous, with prescaler		10	—	ns	
			Asynchronous		30	—	ns	
47	T⊤1P	T13CKI Input Period	Synchronous		Greater of: 20 ns or (Tcy + 40)/N	_	ns	N = prescale value (1, 2, 4, 8)
			Asynchronous	Asynchronous		_	ns	
	F⊤1	T13CKI Oscill	ator Input Frequ	ency Range	DC	50	kHz	
48	TCKE2TMRI	Delay from Ex Timer Increme	tternal T13CKI C ent	lock Edge to	2 Tosc	7 Tosc	—	






TABLE 27-14: CAPTURE/COMPARE/PWM REQUIREMENTS (INCLUDING ECCPx MODULES)

Param No.	Symbol	Characteristic		Min	Max	Units	Conditions
50	TccL	CCPx Input Low	No prescaler	0.5 TCY + 20		ns	
		Time	With prescaler	10	_	ns	
51	ТссН	CCPx Input	No prescaler	0.5 TCY + 20	_	ns	
		High Time	With prescaler	10	_	ns	
52	TCCP	CCPx Input Perio	CCPx Input Period		_	ns	N = prescale value (1, 4 or 16)
53	TccR	CCPx Output Fall Time		—	25	ns	
54	TCCF	CCPx Output Fal	II Time	—	25	ns	

TABLE 27-15: PARALLEL SLAVE PORT REQUIREMENTS

Param. No.	Symbol	Characteristic	Min	Max	Units	Conditions
62	TdtV2wrH	Data In Valid before $\overline{WR} \uparrow$ or $\overline{CS} \uparrow$ (setup time)	20		ns	
63	TwrH2dtl	\overline{WR} \uparrow or \overline{CS} \uparrow to Data–In Invalid (hold time)	20	_	ns	
64	TrdL2dtV	$\overline{RD} \downarrow and \ \overline{CS} \downarrow to \ Data-Out \ Valid$	_	80	ns	
65	TrdH2dtl	\overline{RD} \uparrow or \overline{CS} \downarrow to Data–Out Invalid	10	30	ns	
66	TibfINH	Inhibit of the IBF Flag bit being Cleared from $\overline{WR}\uparrow$ or $\overline{CS}\uparrow$		3 Tcy		




TABLE 27-16: EXAMPLE SPI MODE REQUIREMENTS (MASTER MODE, CKE = 0)

Param No.	Symbol	Characteristic	Min	Max	Units	Conditions
73	TDIV2scH, TDIV2scL	Setup Time of SDIx Data Input to SCKx Edge	100		ns	
74	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	100	_	ns	
75	TDOR	SDOx Data Output Rise Time	—	25	ns	
76	TDOF	SDOx Data Output Fall Time	—	25	ns	
78	TscR	SCKx Output Rise Time	—	25	ns	
79	TscF	SCKx Output Fall Time	—	25	ns	
80	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	50	ns	




FIGURE 27-12: EXAMPLE SPI MASTER MODE TIMING (CKE = 1)

TABLE 27-17: EXAMPLE SPI MODE REQUIREMENTS (MASTER MODE, CKE = 1)

Param. No.	Symbol	Characteristic	Min	Max	Units	Conditions
73	TDIV2scH, TDIV2scL	Setup Time of SDIx Data Input to SCKx Edge	100		ns	
74	TscH2DIL, TscL2DIL	Hold Time of SDIx Data Input to SCKx Edge	100		ns	
75	TDOR	SDOx Data Output Rise Time	—	25	ns	
76	TDOF	SDOx Data Output Fall Time	—	25	ns	
78	TscR	SCKx Output Rise Time	—	25	ns	
79	TscF	SCKx Output Fall Time	—	25	ns	
80	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	50	ns	
81	TDOV2scH, TDOV2scL	SDOx Data Output Setup to SCKx Edge	Тсү	I	ns	





TABLE 27-18: EXAMPLE SPI MODE REQUIREMENTS (SLAVE MODE TIMING, CKE = 0)

Param No.	Symbol	Characteristic		Min	Max	Units	Conditions
70	TssL2scH, TssL2scL	$\overline{\text{SSx}} \downarrow$ to SCKx \downarrow or SCKx \uparrow Input		Тсү		ns	
71	TscH	SCKx Input High Time	Continuous	1.25 Tcy + 30	_	ns	
71A			Single Byte	40	_	ns	(Note 1)
72	TscL	SCKx Input Low Time	Continuous	1.25 Tcy + 30		ns	
72A			Single Byte	40	_	ns	(Note 1)
73	TDIV2scH, TDIV2scL	Setup Time of SDIx Data Input to SCKx Edge		100	_	ns	
73A	Тв2в	Last Clock Edge of Byte 1 to the First Clo	ck Edge of Byte 2	1.5 Tcy + 40	_	ns	(Note 2)
74	TscH2DIL, TscL2DIL	Hold Time of SDIx Data Input to SCKx I	Edge	100	_	ns	
75	TDOR	SDOx Data Output Rise Time			25	ns	
76	TDOF	SDOx Data Output Fall Time		—	25	ns	
77	TssH2doZ	SSx ↑ to SDOx Output High-impedance	;	10	50	ns	
80	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge		—	50	ns	
83	TscH2ssH, TscL2ssH	SSx ↑ after SCKx Edge		1.5 TCY + 40	_	ns	

Note 1: Requires the use of Parameter #73A.

2: Only if Parameter #71A and #72A are used.



Param No.	Symbol	Characteristic		Min	Max	Units	Conditions
70	TssL2scH, TssL2scL	$\overline{\mathrm{SSx}}\downarrow$ to SCKx \downarrow or SCKx \uparrow Input		Тсү		ns	
71	TscH	SCKx Input High Time	Continuous	1.25 Tcy + 30	_	ns	
71A		S	Single Byte	40	_	ns	(Note 1)
72	TscL	SCKx Input Low Time	Continuous	1.25 Tcy + 30	_	ns	
72A		ि	Single Byte	40	_	ns	(Note 1)
73A	Тв2в	Last Clock Edge of Byte 1 to the First C	1.5 TCY + 40	_	ns	(Note 2)	
74	TscH2DIL, TscL2DIL	Hold Time of SDIx Data Input to SCKx Edge		100	_	ns	
75	TDOR	SDOx Data Output Rise Time		_	25	ns	
76	TDOF	SDOx Data Output Fall Time			25	ns	
77	TssH2doZ	SSx ↑ to SDOx Output High-Impedan	се	10	50	ns	
80	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge		_	50	ns	
82	TssL2DoV	SDOx Data Output Valid after $\overline{\text{SSx}} \downarrow \text{Edge}$		—	50	ns	
83	TscH2ssH, TscL2ssH	SSx ↑ after SCKx Edge		1.5 Tcy + 40	—	ns	

Note 1: Requires the use of Parameter #73A.

2: Only if Parameter #71A and #72A are used.





TABLE 27-20: I²C[™] BUS START/STOP BITS REQUIREMENTS (SLAVE MODE)

Param. No.	Symbol	Characte	ristic	Min	Max	Units	Conditions
90	TSU:STA	Start Condition	100 kHz mode	4700	_	ns	Only relevant for Repeated
		Setup Time	400 kHz mode	600	_		Start condition
91	THD:STA	Start Condition	100 kHz mode	4000	_	ns	After this period, the first
		Hold Time	400 kHz mode	600	_		clock pulse is generated
92	Tsu:sto	Stop Condition	100 kHz mode	4700	—	ns	
		Setup Time	400 kHz mode	600	_		
93	THD:STO	Stop Condition	100 kHz mode	4000	_	ns	
		Hold Time	400 kHz mode	600	_		

FIGURE 27-16: I²C[™] BUS DATA TIMING



Param. No.	Symbol	Characteris	stic	Min	Max	Units	Conditions
100	Тнідн	Clock High Time	100 kHz mode	4.0	_	μS	PIC18F97J60 family must operate at a minimum of 1.5 MHz
			400 kHz mode	0.6	_	μS	PIC18F97J60 family must operate at a minimum of 10 MHz
			MSSP module	1.5 TCY	—		
101 TLOW		100 kHz mode	4.7	—	μS	PIC18F97J60 family must operate at a minimum of 1.5 MHz	
		400 kHz mode	1.3	_	μS	PIC18F97J60 family must operate at a minimum of 10 MHz	
			MSSP module	1.5 TCY	_		
102	TR	SDAx and SCLx Rise	100 kHz mode	—	1000	ns	
		Time	400 kHz mode	20 + 0.1 Св	300	ns	CB is specified to be from 10 to 400 pF
103	TF	SDAx and SCLx Fall	100 kHz mode	—	300	ns	
		Time	400 kHz mode	20 + 0.1 Св	300	ns	CB is specified to be from 10 to 400 pF
90	TSU:STA	Start Condition Setup	100 kHz mode	4.7	_	μS	Only relevant for Repeated
		Time	400 kHz mode	0.6	—	μS	Start condition
91	THD:STA	Start Condition Hold	100 kHz mode	4.0	_	μS	After this period, the first
		Time	400 kHz mode	0.6	—	μS	clock pulse is generated
106	THD:DAT	Data Input Hold Time	100 kHz mode	0	_	ns	
			400 kHz mode	0	0.9	μS	
107	TSU:DAT	Data Input Setup Time	100 kHz mode	250	—	ns	(Note 2)
			400 kHz mode	100	—	ns	
92	Tsu:sto	Stop Condition Setup	100 kHz mode	4.7	—	μS	
		Time	400 kHz mode	0.6	—	μS	
109	ΤΑΑ	Output Valid from Clock	100 kHz mode	—	3500	ns	(Note 1)
			400 kHz mode	_		ns	
110	TBUF	Bus Free Time	100 kHz mode	4.7		μS	Time the bus must be free
			400 kHz mode	1.3		μS	before a new transmission can start
D102	Св	Bus Capacitive Loading		_	400	pF	

TABLE 27-21: I²C[™] BUS DATA REQUIREMENTS (SLAVE MODE)

Note 1: As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (min. 300 ns) of the falling edge of SCLx to avoid unintended generation of Start or Stop conditions.

2: A Fast mode I²C[™] bus device can be used in a Standard mode I²C bus system, but the requirement, TSU:DAT ≥ 250 ns, must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCLx signal. If such a device does stretch the LOW period of the SCLx signal, it must output the next data bit to the SDAx line,

TR max. + TSU:DAT = 1000 + 250 = 1250 ns (according to the Standard mode I²C bus specification), before the SCLx line is released.







TABLE 27-22: MASTER SSP I²C[™] BUS START/STOP BITS REQUIREMENTS

Param. No.	Symbol	Characte	eristic	Min	Max	Units	Conditions
90	Tsu:sta	Start Condition	100 kHz mode	2(Tosc)(BRG + 1)		ns	Only relevant for
		Setup Time	400 kHz mode	2(Tosc)(BRG + 1)	_		Repeated Start
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)	_		condition
91	THD:STA	Start Condition	100 kHz mode	2(Tosc)(BRG + 1)	_	ns	After this period, the
		Hold Time	400 kHz mode	2(Tosc)(BRG + 1)	_		first clock pulse is
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)	_		generated
92	Tsu:sto	Stop Condition	100 kHz mode	2(Tosc)(BRG + 1)	_	ns	
		Setup Time	400 kHz mode	2(Tosc)(BRG + 1)	_		
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)	_		
93	THD:STO	Stop Condition	100 kHz mode	2(Tosc)(BRG + 1)	_	ns	
		Hold Time	400 kHz mode	2(Tosc)(BRG + 1)	_	1	
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)	_		

Note 1: Maximum pin capacitance = 10 pF for all I^2C^{TM} pins.

FIGURE 27-18: MASTER SSP I²C[™] BUS DATA TIMING



Param. No.	Symbol	Charac	teristic	Min	Max	Units	Conditions
100	Тнідн	Clock High Time	100 kHz mode	2(Tosc)(BRG + 1)	—	ms	
			400 kHz mode	2(Tosc)(BRG + 1)		ms	
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)	_	ms	
101	TLOW	Clock Low Time	100 kHz mode	2(Tosc)(BRG + 1)	—	ms	
			400 kHz mode	2(Tosc)(BRG + 1)	—	ms	
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)	_	ms	
102	TR	SDAx and SCLx	100 kHz mode	—	1000	ns	CB is specified to be from
		Rise Time	400 kHz mode	20 + 0.1 Св	300	ns	10 to 400 pF
			1 MHz mode ⁽¹⁾	—	300	ns	
103	TF	SDAx and SCLx	100 kHz mode	—	300	ns	CB is specified to be from
		Fall Time	400 kHz mode	20 + 0.1 Св	300	ns	10 to 400 pF
			1 MHz mode ⁽¹⁾	_	100	ns	
90	TSU:STA	Start Condition	100 kHz mode	2(Tosc)(BRG + 1)	—	ms	Only relevant for
		Setup Time	400 kHz mode	2(Tosc)(BRG + 1)		ms	Repeated Start
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)		ms	condition
91	THD:STA	DISTA Start Condition Hold Time	100 kHz mode	2(Tosc)(BRG + 1)	_	ms	After this period, the first
			400 kHz mode	2(Tosc)(BRG + 1)	_	ms	clock pulse is generated
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)	_	ms	
106	THD:DAT	Data Input	100 kHz mode	0	_	ns	
		Hold Time	400 kHz mode	0	0.9	ms	
			1 MHz mode ⁽¹⁾	TBD	_	ns	
107	TSU:DAT	Data Input	100 kHz mode	250	_	ns	(Note 2)
		Setup Time	400 kHz mode	100	—	ns	
			1 MHz mode ⁽¹⁾	TBD	—	ns	
92	Tsu:sto	Stop Condition	100 kHz mode	2(Tosc)(BRG + 1)	_	ms	
		Setup Time	400 kHz mode	2(Tosc)(BRG + 1)	—	ms	
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)	—	ms	
109	ΤΑΑ	Output Valid	100 kHz mode	—	3500	ns	
		from Clock	400 kHz mode	—	1000	ns	
			1 MHz mode ⁽¹⁾	_	—	ns	
110	TBUF	Bus Free Time	100 kHz mode	4.7	—	ms	Time the bus must be free
			400 kHz mode	1.3	—	ms	before a new transmission
			1 MHz mode ⁽¹⁾	TBD	—	ms	can start
D102	Св	Bus Capacitive Lo	bading	—	400	pF	

TABLE 27-23: MASTER SSP I²C[™] BUS DATA REQUIREMENTS

Legend: TBD = To Be Determined

Note 1: Maximum pin capacitance = 10 pF for all I^2C^{TM} pins.

2: A Fast mode I²C bus device can be used in a Standard mode I²C bus system, but parameter #107 ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCLx signal. If such a device does stretch the LOW period of the SCLx signal, it must output the next data bit to the SDAx line, parameter #102 + parameter #107 = 1000 + 250 = 1250 ns (for 100 kHz mode), before the SCLx line is released.






TABLE 27-24: EUSARTx SYNCHRONOUS TRANSMISSION REQUIREMENTS

Param No.	Symbol	Characteristic	Min	Max	Units	Conditions
120	TCKH2DTV	SYNC XMIT (MASTER and SLAVE) Clock High to Data Out Valid	_	40	ns	
121	TCKRF	Clock Out Rise Time and Fall Time (Master mode)	—	20	ns	
122	TDTRF	Data Out Rise Time and Fall Time	_	20	ns	

FIGURE 27-20: EUSARTx SYNCHRONOUS RECEIVE (MASTER/SLAVE) TIMING




TABLE 27-25: EUSARTx SYNCHRONOUS RECEIVE REQUIREMENTS

Param. No.	Symbol	Characteristic	Min	Мах	Units	Conditions
125	TDTV2CKL	SYNC RCV (MASTER and SLAVE) Data Hold before CKx \downarrow (DTx hold time)	10	_	ns	
126	TCKL2DTL	Data Hold after CKx \downarrow (DTx hold time)	15	_	ns	

Param No.	Symbol	Characteristic	Min	Тур	Мах	Units	Conditions
A01	NR	Resolution	_	_	10	bit	$\Delta VREF \ge 2.0V$
A03	EIL	Integral Linearity Error	_	—	<±1	LSb	$\Delta VREF \ge 2.0V$
A04	Edl	Differential Linearity Error	_	—	<±1	LSb	$\Delta VREF \ge 2.0V$
A06	EOFF	Offset Error	_	_	<±3	LSb	$\Delta VREF \ge 2.0V$
A07	Egn	Gain Error	_	_	<±3	LSb	$\Delta VREF \ge 2.0V$
A10	—	Monotonicity	G	uarantee	d ⁽¹⁾	_	$VSS \leq VAIN \leq VREF$
A20	ΔV REF	Reference Voltage Range (VREFH – VREFL)	1.8 3	_		V V	$\begin{array}{l} V\text{DD} < 3.0\text{V} \\ \text{VDD} \geq 3.0\text{V} \end{array}$
	VREFSUM	Reference Voltage Sum (VREFH + VREFL)	_	—	AVDD + 0.5	V	
A21	VREFH	Reference Voltage High	VREFL	_	AVdd	V	
A22	VREFL	Reference Voltage Low	AVss	_	VREFH	V	
A25	VAIN	Analog Input Voltage	VREFL	_	VREFH	V	
A30	ZAIN	Recommended Impedance of Analog Voltage Source	_	—	2.5	kΩ	
A50	IREF	VREF Input Current ⁽²⁾	_	—	5 1000	μΑ μΑ	During VAIN acquisition. During A/D conversion cycle.

TABLE 27-26: A/D CONVERTER CHARACTERISTICS: PIC18F97J60 FAMILY (INDUSTRIAL)

Note 1: The A/D conversion result never decreases with an increase in the input voltage and has no missing codes.

2: VREFH current is from RA3/AN3/VREF+ pin or AVDD, whichever is selected as the VREFH source. VREFL current is from RA2/AN2/VREF- pin or AVss, whichever is selected as the VREFL source.




FIGURE 27-21: A/D CONVERSION TIMING

TABLE 27-27: A/D CONVERSION REQUIREMENTS

Param No.	Symbol	Characteristic	Min	Max	Units	Conditions
130	Tad	A/D Clock Period	0.7	25.0 ⁽¹⁾	μS	Tosc based, VREF $\geq 2.0V$
			TBD	1	μS	A/D RC mode
131	TCNV	Conversion Time (not including acquisition time) (Note 2)	11	12	Tad	
132	TACQ	Acquisition Time (Note 3)	1.4		μS	-40°C to +85°C
135	Tswc	Switching Time from Convert \rightarrow Sample	_	(Note 4)		
TBD	TDIS	Discharge Time	0.2	_	μS	

Legend: TBD = To Be Determined

Note 1: The time of the A/D clock period is dependent on the device frequency and the TAD clock divider.

- 2: ADRES registers may be read on the following TCY cycle.
- **3:** The time for the holding capacitor to acquire the "New" input voltage when the voltage changes full scale after the conversion (VDD to Vss or Vss to VDD). The source impedance (Rs) on the input channels is 50 Ω .
- 4: On the following cycle of the device clock.

27.5 Ethernet Specifications and Requirements


TABLE 27-28: REQUIREMENTS FOR ETHERNET TRANSCEIVER EXTERNAL MAGNETICS

Parameter	Min	Norm	Max	Units	Conditions
RX Turns Ratio		1:1	_		
TX Turns Ratio	_	1:1	—		Transformer Center Tap = 3.3V
Insertion Loss	—	—	-1.1	dB	
Primary Inductance	350	—	—	μH	8 mA bias
Transformer Isolation	1.5	_	—	kVrms	Required to meet IEEE 802.3 requirements
Differential to Common-Mode Rejection	40	—	—	dB	0.1 to 10 MHz
Return Loss	-16	—	—	dB	

NOTES:

28.0 PACKAGING INFORMATION

28.1 Package Marking Information




28.2 Package Details

The following sections give the technical details of the packages.

64-Lead Plastic Thin Quad Flatpack (PT) – 10x10x1 mm Body, 2.00 mm [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging




Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

- 2. Chamfers at corners are optional; size may vary.
- 3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
 - REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-085B

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

				
	Units	MILLIM	ETERS	
Dimension	Limits	MIN	NOM	MAX
Contact Pitch	E		0.50 BSC	
Contact Pad Spacing	C1		11.40	
Contact Pad Spacing	C2		11.40	
Contact Pad Width (X64)	X1			0.30
Contact Pad Length (X64)	Y1			1.50
Distance Between Pads	G	0.20		


Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2085A

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS	6
	Dimension Limits	MIN	NOM	MAX
Number of Leads	N		80	
Lead Pitch	е		0.50 BSC	
Overall Height	А	– – 1.20		
Molded Package Thickness	A2	0.95 1.00 1.05		
Standoff	A1	0.05 – 0.15		
Foot Length	L	0.45	0.60	0.75
Footprint	L1	1.00 REF		
Foot Angle	ф	0°	3.5°	7°
Overall Width	E		14.00 BSC	
Overall Length	D		14.00 BSC	
Molded Package Width	E1		12.00 BSC	
Molded Package Length	D1		12.00 BSC	
Lead Thickness	С	0.09	-	0.20
Lead Width	b	0.17	0.22	0.27
Mold Draft Angle Top	α	11° 12° 13°		
Mold Draft Angle Bottom	β	11°	12°	13°

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.


4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-092B

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIM	ETERS	
Dimension	Limits	MIN	NOM	MAX
Contact Pitch	E		0.50 BSC	
Contact Pad Spacing	C1		13.40	
Contact Pad Spacing	C2		13.40	
Contact Pad Width (X80)	X1			0.30
Contact Pad Length (X80)	Y1			1.50
Distance Between Pads	G	0.20		


Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2092A

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.


4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-100B

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIM	ETERS	
Dimension	Limits	MIN	NOM	MAX
Contact Pitch	E		0.40 BSC	
Contact Pad Spacing	C1		13.40	
Contact Pad Spacing	C2		13.40	
Contact Pad Width (X100)	X1			0.20
Contact Pad Length (X100)	Y1			1.50
Distance Between Pads	G	0.20		


Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2100A

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.


3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.

- 4. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-110B

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIM	ETERS	
Dimension	Limits	MIN	NOM	MAX
Contact Pitch	E		0.50 BSC	
Contact Pad Spacing	C1		15.40	
Contact Pad Spacing	C2		15.40	
Contact Pad Width (X100)	X1			0.30
Contact Pad Length (X100)	Y1			1.50
Distance Between Pads	G	0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2110A

NOTES:

APPENDIX A: REVISION HISTORY

Revision A (March 2006)

Original data sheet for the PIC18F97J60 family of devices.

Revision B (October 2006)

First revision. Includes preliminary electrical specifications; revised and updated material on the Ethernet module; updated material on Reset integration; and updates to the device memory map.

Revision C (June 2007)

Corrected Table 10.2: Input Voltage Levels; added content on Ethernet module's reading and writing to the buffer; added new, 100-lead PT 12x12x1 mm TQFP package to "Package Marking Information" and "Package Details" sections; updated other package details drawings; changed Product Identification System examples.

Revision D (January 2008)

Added one line to "Ethernet Features" description. Added land pattern schematics for each package.

Revision E (October 2009)

Updated to remove Preliminary status.

APPENDIX B: DEVICE DIFFERENCES

The differences between the devices listed in this data sheet are shown in Table B-1.

TABLE B-1: DEVICE DIFFERENCES BETWEEN PIC18F97J60 FAMILY MEMBERS

Features	PIC18F66J60	PIC18F66J65	PIC18F67J60	PIC18F86J60	PIC18F86J65	PIC18F87J60	PIC18F96J60	PIC18F96J65	PIC18F97J60
Program Memory (Bytes)	64K	96K	128K	64K	96K	128K	64K	96K	128K
Program Memory (Instructions)	32764	49148	65532	32764	49148	65532	32764	49148	65532
Interrupt Sources		26		27		29			
I/O Ports (Pins)	Ports A	, B, C, D, (39)	E, F, G	Ports A, B, C, D, E, F, G, H, J (55)			Ports A, B, C, D, E, F, G, H, J (70)		
Enhanced USART Modules		1					2		
MSSP Modules				1				2	
Parallel Slave Port Communications (PSP)			Ν	No Yes					
External Memory Bus			Ν	lo				Yes	
10-Bit Analog-to-Digital Module	11 ii	nput chan	nels	15 i	nput chan	nels	16 input channels		
Packages	6	4-pin TQF	P	8	0-pin TQF	P	10	00-pin TQI	-P

INDEX

Α

A/D	329
A/D Converter Interrupt, Configuring	
Acquisition Requirements	334
ADCAL Bit	
ADCON0 Register	329
ADCON1 Register	329
ADCON2 Register	
ADRESH Register	
ADRESL Register	
Analog Port Pins, Configuring	335
Associated Registers	
Automatic Acquisition Time	
Configuring the Module	
Conversion Clock (TAD)	
Conversion Requirements	451
Conversion Status (GO/DONE Bit)	332
Conversions	
Converter Calibration	
Converter Characteristics	
Operation in Power-Managed Modes	
Special Event Trigger (ECCP)	
Use of the ECCP2 Trigger	
Absolute Maximum Ratings	
AC (Timing) Characteristics	431
Load Conditions for Device Timing Specifications	
Parameter Symbology	
Temperature and Voltage Specifications	432
Timing Conditions	
Access Bank	
ACKSTAT	
ACKSTAT Status Flag	
ADCAL Bit	
ADCAL Bit ADCON0 Register	
GO/DONE Bit	
ADCON1 Register ADCON2 Register	328
ADDFSR	
ADDLW	
ADDULNK	
ADDWF	
ADDWFC	
ADRESH Register	
ADRESL Register	
Affected Instructions	95
Analog-to-Digital Converter. See A/D.	
ANDLW	
ANDWF	371
Assembler	
MPASM Assembler	414
В	
-	
Baud Rate Generator	
BC	
BCF	
BF	
BF Status Flag	294
Block Diagrams	
16-Bit Byte Select Mode	115
16-Bit Byte Write Mode	

Analog Input Model	. 333
Baud Rate Generator	. 290
Capture Mode Operation	. 187
Comparator Analog Input Model	. 343
Comparator I/O Operating Modes	. 340
Comparator Output	. 342
Comparator Voltage Reference	. 346
Comparator Voltage Reference Output Buffer Exar	nple
347	
Compare Mode Operation	. 188
Connections for On-Chip Voltage Regulator	
Device Clock	
Enhanced PWM	. 197
Ethernet Interrupt Logic	
Ethernet Module	. 209
EUSARTx Receive	. 319
EUSARTx Transmit	
External Power-on Reset Circuit (Slow VDD Power-	up)
59	
Fail-Safe Clock Monitor	
Generic I/O Port Operation	
Interrupt Logic	
MSSP (I ² C Master Mode)	. 288
MSSP (I ² C Mode)	
MSSP (SPI Mode)	
On-Chip Reset Circuit	
PIC18F66J60/66J65/67J60	
PIC18F86J60/86J65/87J60	
PIC18F96J60/96J65/97J60	
PORTD and PORTE (Parallel Slave Port)	
PWM Operation (Simplified)	
Reads from Flash Program Memory	103
Required External Components for Ethernet	. 211
Required External Components for Ethernet Single Comparator	. 211 . 341
Required External Components for Ethernet Single Comparator Table Read Operation	. 211 . 341 99
Required External Components for Ethernet Single Comparator Table Read Operation Table Write Operation	. 211 . 341 99 . 100
Required External Components for Ethernet Single Comparator Table Read Operation Table Write Operation Table Writes to Flash Program Memory	. 211 . 341 99 . 100 . 105
Required External Components for Ethernet Single Comparator Table Read Operation Table Write Operation Table Writes to Flash Program Memory Timer0 in 16-Bit Mode	. 211 . 341 99 . 100 . 105 . 168
Required External Components for Ethernet Single Comparator Table Read Operation Table Write Operation Table Writes to Flash Program Memory Timer0 in 16-Bit Mode Timer0 in 8-Bit Mode	. 211 . 341 99 . 100 . 105 . 168 . 168
Required External Components for Ethernet Single Comparator Table Read Operation Table Write Operation Table Writes to Flash Program Memory Timer0 in 16-Bit Mode Timer0 in 8-Bit Mode Timer1	. 211 . 341 99 . 100 . 105 . 168 . 168 . 172
Required External Components for Ethernet Single Comparator Table Read Operation Table Write Operation Table Writes to Flash Program Memory Timer0 in 16-Bit Mode Timer0 in 8-Bit Mode Timer1 Timer1 Timer1 (16-Bit Read/Write Mode)	. 211 . 341 99 . 100 . 105 . 168 . 168 . 168 . 172 . 172
Required External Components for Ethernet Single Comparator Table Read Operation Table Write Operation Table Writes to Flash Program Memory Timer0 in 16-Bit Mode Timer0 in 8-Bit Mode Timer1 Timer1 Timer1 (16-Bit Read/Write Mode) Timer2	. 211 . 341 99 . 100 . 105 . 168 . 168 . 168 . 172 . 172 . 178
Required External Components for Ethernet Single Comparator Table Read Operation Table Write Operation Table Writes to Flash Program Memory Timer0 in 16-Bit Mode Timer0 in 8-Bit Mode Timer1 Timer1 Timer1 (16-Bit Read/Write Mode) Timer2 Timer3	. 211 . 341 99 . 100 . 105 . 168 . 168 . 168 . 172 . 172 . 178 . 180
Required External Components for Ethernet Single Comparator Table Read Operation Table Write Operation Table Writes to Flash Program Memory Timer0 in 16-Bit Mode Timer0 in 8-Bit Mode Timer1 Timer1 Timer1 (16-Bit Read/Write Mode) Timer2 Timer3 Timer3 (16-Bit Read/Write Mode)	. 211 . 341 99 . 100 . 105 . 168 . 168 . 168 . 172 . 172 . 178 . 180 . 180
Required External Components for Ethernet Single Comparator Table Read Operation Table Write Operation Table Writes to Flash Program Memory Timer0 in 16-Bit Mode Timer0 in 8-Bit Mode Timer1 Timer1 Timer1 Timer2 Timer3 Timer3 Timer3 (16-Bit Read/Write Mode) Timer4	. 211 . 341 99 . 100 . 105 . 168 . 168 . 168 . 172 . 178 . 178 . 180 . 180 . 184
Required External Components for Ethernet Single Comparator Table Read Operation Table Write Operation Table Writes to Flash Program Memory Timer0 in 16-Bit Mode Timer0 in 8-Bit Mode Timer1 (16-Bit Read/Write Mode) Timer2 Timer3 Timer3 (16-Bit Read/Write Mode) Timer4 Watchdog Timer	. 211 . 341 99 . 100 . 105 . 168 . 168 . 168 . 172 . 172 . 172 . 178 . 180 . 180 . 184 . 357
Required External Components for Ethernet Single Comparator Table Read Operation Table Write Operation Table Writes to Flash Program Memory Timer0 in 16-Bit Mode Timer0 in 8-Bit Mode Timer1 (16-Bit Read/Write Mode) Timer2 Timer3 Timer3 (16-Bit Read/Write Mode) Timer4 Watchdog Timer BN	. 211 . 341 99 . 100 . 105 . 168 . 168 . 172 . 178 . 178 . 180 . 180 . 184 . 357 . 372
Required External Components for Ethernet Single Comparator Table Read Operation Table Write Operation Table Writes to Flash Program Memory Timer0 in 16-Bit Mode Timer0 in 8-Bit Mode Timer1 (16-Bit Read/Write Mode) Timer2 Timer3 Timer3 (16-Bit Read/Write Mode) Timer4 Watchdog Timer BN BN.	. 211 . 341 99 . 100 . 105 . 168 . 168 . 172 . 178 . 178 . 180 . 180 . 180 . 184 . 357 . 372 . 373
Required External Components for Ethernet Single Comparator Table Read Operation Table Write Operation Table Writes to Flash Program Memory Timer0 in 16-Bit Mode Timer0 in 8-Bit Mode Timer1 (16-Bit Read/Write Mode) Timer2 Timer3 Timer3 (16-Bit Read/Write Mode) Timer4 Watchdog Timer BN BNC BNN	. 211 . 341 99 . 100 . 105 . 168 . 168 . 168 . 172 . 172 . 172 . 178 . 180 . 180 . 180 . 184 . 357 . 372 . 373 . 373
Required External Components for Ethernet Single Comparator Table Read Operation Table Write Operation Table Writes to Flash Program Memory Timer0 in 16-Bit Mode Timer0 in 8-Bit Mode Timer1 (16-Bit Read/Write Mode) Timer2 Timer3 Timer3 (16-Bit Read/Write Mode) Timer4 Watchdog Timer BN BNC BNN BNOV	. 2111 . 341 99 . 100 . 105 . 168 . 168 . 168 . 172 . 172 . 172 . 172 . 178 . 180 . 184 . 357 . 372 . 373 . 373
Required External Components for Ethernet Single Comparator Table Read Operation Table Write Operation Table Writes to Flash Program Memory Timer0 in 16-Bit Mode Timer0 in 8-Bit Mode Timer1 (16-Bit Read/Write Mode) Timer2 Timer3 Timer3 (16-Bit Read/Write Mode) Timer4 Watchdog Timer BN BNC BNN BNOV BNZ	. 2111 . 341 99 . 100 . 105 . 168 . 168 . 168 . 172 . 172 . 172 . 172 . 178 . 180 . 184 . 357 . 372 . 373 . 373
Required External Components for Ethernet Single Comparator	. 211 . 341 99 . 100 . 105 . 168 . 168 . 172 . 172 . 178 . 180 . 180 . 184 . 357 . 372 . 373 . 374 . 374
Required External Components for Ethernet Single Comparator Table Read Operation Table Write Operation Table Writes to Flash Program Memory Timer0 in 16-Bit Mode Timer0 in 8-Bit Mode Timer1 (16-Bit Read/Write Mode) Timer2 Timer3 Timer3 (16-Bit Read/Write Mode) Timer4 Watchdog Timer BN BNC BNN BNC BNN BNOV BNZ BOR. See Brown-out Reset. BOV	. 211 . 341
Required External Components for Ethernet Single Comparator	. 211 . 341
Required External Components for Ethernet Single Comparator Table Read Operation Table Write Operation Table Writes to Flash Program Memory Timer0 in 16-Bit Mode Timer0 in 8-Bit Mode Timer1 Timer1 (16-Bit Read/Write Mode) Timer2 Timer3 Timer3 (16-Bit Read/Write Mode) Timer4 Watchdog Timer BN BNC BNN BNC BNN BNOV BNZ BOR. See Brown-out Reset. BOV BRA BRG. See Baud Rate Generator.	. 2111 . 341 99 . 100 . 105 . 168 . 168 . 172 . 172 . 178 . 180 . 180 . 180 . 180 . 184 . 357 . 373 . 374 . 377 . 375
Required External Components for Ethernet Single Comparator Table Read Operation Table Write Operation Table Writes to Flash Program Memory Timer0 in 16-Bit Mode Timer0 in 8-Bit Mode Timer1 Timer1 (16-Bit Read/Write Mode) Timer2 Timer3 Timer3 (16-Bit Read/Write Mode) Timer4 Watchdog Timer BN BNC BNC BNN BNOV BNZ BOR. See Brown-out Reset. BOV BRA BRG. See Baud Rate Generator. Brown-out Reset (BOR)	. 2111 . 341 99 . 100 . 105 . 168 . 168 . 172 . 172 . 178 . 180 . 180 . 180 . 180 . 180 . 377 . 373 . 374 . 377 . 375
Required External Components for Ethernet Single Comparator Table Read Operation Table Write Operation Table Writes to Flash Program Memory Timer0 in 16-Bit Mode Timer0 in 8-Bit Mode Timer1 Timer1 (16-Bit Read/Write Mode) Timer2 Timer3 Timer3 (16-Bit Read/Write Mode) Timer4 Watchdog Timer BN BNC BNC BNN BNC BNN BNOV BNOV BNZ BOR. See Brown-out Reset. BOV BRA BRG. See Baud Rate Generator. Brown-out Reset (BOR) and On-Chip Voltage Regulator	. 2111 . 341 99 . 100 . 105 . 168 . 168 . 172 . 172 . 178 . 180 . 180 . 180 . 180 . 180 . 357 . 373 . 374 . 377 . 375 . 358
Required External Components for Ethernet Single Comparator Table Read Operation Table Write Operation Table Writes to Flash Program Memory Timer0 in 16-Bit Mode Timer0 in 8-Bit Mode Timer1 Timer1 (16-Bit Read/Write Mode) Timer2 Timer3 (16-Bit Read/Write Mode) Timer3 (16-Bit Read/Write Mode) Timer4 Watchdog Timer BN BNC BNC BNN BNOV BNZ BOR. See Brown-out Reset. BOV BRA BRG. See Baud Rate Generator. Brown-out Reset (BOR) and On-Chip Voltage Regulator Detecting	. 2111 . 341 99 . 100 . 105 . 168 . 168 . 172 . 172 . 172 . 178 . 180 . 180 . 180 . 180 . 180 . 377 . 373 . 374 . 377 . 375 . 358 59
Required External Components for Ethernet Single Comparator Table Read Operation Table Write Operation Table Writes to Flash Program Memory Timer0 in 16-Bit Mode Timer0 in 8-Bit Mode Timer1 Timer1 (16-Bit Read/Write Mode) Timer2 Timer3 (16-Bit Read/Write Mode) Timer3 (16-Bit Read/Write Mode) Timer4 Watchdog Timer BN BNC BN	. 2111 . 341 99 . 100 . 105 . 168 . 168 . 172 . 172 . 178 . 180 . 180 . 180 . 180 . 180 . 180 . 377 . 372 . 373 . 374 . 377 . 375 . 358 59 . 375
Required External Components for Ethernet Single Comparator Table Read Operation Table Write Operation Table Writes to Flash Program Memory Timer0 in 16-Bit Mode Timer0 in 8-Bit Mode Timer1 (16-Bit Read/Write Mode) Timer1 (16-Bit Read/Write Mode) Timer2 Timer3 (16-Bit Read/Write Mode) Timer3 (16-Bit Read/Write Mode) Timer4 Watchdog Timer BN BNC BN	. 2111 . 341 99 . 100 . 105 . 168 . 168 . 172 . 172 . 178 . 180 . 180 . 180 . 180 . 180 . 184 . 357 . 373 . 373 . 373 . 373 . 375 . 375 . 358 59 . 375 . 376
Required External Components for Ethernet Single Comparator Table Read Operation Table Write Operation Table Writes to Flash Program Memory Timer0 in 16-Bit Mode Timer0 in 8-Bit Mode Timer1 (16-Bit Read/Write Mode) Timer2 Timer3 (16-Bit Read/Write Mode) Timer3 (16-Bit Read/Write Mode) Timer4 Watchdog Timer BN BNC BTFSC BTFSS	. 2111 . 341 99 . 100 . 105 . 168 . 168 . 172 . 172 . 178 . 180 . 180 . 180 . 180 . 180 . 180 . 180 . 180 . 377 . 373 . 373 . 374 . 377 . 375 . 376 . 376 . 376 . 376
Required External Components for Ethernet Single Comparator Table Read Operation Table Write Operation Table Writes to Flash Program Memory Timer0 in 16-Bit Mode Timer0 in 8-Bit Mode Timer1 (16-Bit Read/Write Mode) Timer1 (16-Bit Read/Write Mode) Timer2 Timer3 (16-Bit Read/Write Mode) Timer3 (16-Bit Read/Write Mode) Timer4 Watchdog Timer BN BNC BN	. 2111 . 341 99 . 100 . 105 . 168 . 168 . 172 . 172 . 178 . 180 . 180 . 180 . 180 . 180 . 180 . 180 . 180 . 377 . 373 . 373 . 374 . 377 . 375 . 376 . 376 . 377

 16-Bit Word Write Mode
 114

 8-Bit Multiplexed Mode
 117

 A/D
 332

С

C Compilers	
MPLAB C18	414
CALL	
CALLW	
Capture (CCP Module)	
Associated Registers	
CCPRxH:CCPRxL Registers	
CCPx Pin Configuration	
-	
Prescaler	
Software Interrupt	
Timer1/Timer3 Mode Selection	
Capture (ECCP Module)	
Capture/Compare/PWM (CCP)	185
Capture Mode. See Capture.	
CCPRxH Register	
CCPRxL Register	
CCPx/ECCPx Interconnect Configurations	
CCPx/ECCPx Mode and Timer Resources	
Compare Mode. See Compare.	
Module Configuration	106
0	
Clock Sources	
Default System Clock on Reset	
Effects of Power-Managed Modes	
Oscillator Switching	46
CLRF	
CLRWDT	
Code Examples	
16 x 16 Signed Multiply Routine	122
16 x 16 Unsigned Multiply Routine	
8 x 8 Signed Multiply Routine	
8 x 8 Unsigned Multiply Routine	
Changing Between Capture Prescalers	
Computed GOTO Using an Offset Value	77
Computed GOTO Using an Offset Value Erasing a Flash Program Memory Row	77 104
Computed GOTO Using an Offset Value Erasing a Flash Program Memory Row Fast Register Stack	77 104 77
Computed GOTO Using an Offset Value Erasing a Flash Program Memory Row Fast Register Stack How to Clear RAM (Bank 1) Using Indirect A	77 104 77
Computed GOTO Using an Offset Value Erasing a Flash Program Memory Row Fast Register Stack How to Clear RAM (Bank 1) Using Indirect A 92	77
Computed GOTO Using an Offset Value Erasing a Flash Program Memory Row Fast Register Stack How to Clear RAM (Bank 1) Using Indirect A	77
Computed GOTO Using an Offset Value Erasing a Flash Program Memory Row Fast Register Stack How to Clear RAM (Bank 1) Using Indirect A 92	77
Computed GOTO Using an Offset Value Erasing a Flash Program Memory Row Fast Register Stack How to Clear RAM (Bank 1) Using Indirect A 92 Implementing a Real-Time Clock Using a Ti	
Computed GOTO Using an Offset Value Erasing a Flash Program Memory Row Fast Register Stack How to Clear RAM (Bank 1) Using Indirect A 92 Implementing a Real-Time Clock Using a Ti rupt Service Initializing PORTA	
Computed GOTO Using an Offset Value Erasing a Flash Program Memory Row Fast Register Stack How to Clear RAM (Bank 1) Using Indirect A 92 Implementing a Real-Time Clock Using a Ti rupt Service Initializing PORTA Initializing PORTB	
Computed GOTO Using an Offset Value Erasing a Flash Program Memory Row Fast Register Stack How to Clear RAM (Bank 1) Using Indirect A 92 Implementing a Real-Time Clock Using a Ti rupt Service Initializing PORTA Initializing PORTB Initializing PORTC	
Computed GOTO Using an Offset Value Erasing a Flash Program Memory Row Fast Register Stack How to Clear RAM (Bank 1) Using Indirect A 92 Implementing a Real-Time Clock Using a Ti rupt Service Initializing PORTA Initializing PORTB Initializing PORTC Initializing PORTD	
Computed GOTO Using an Offset Value Erasing a Flash Program Memory Row Fast Register Stack How to Clear RAM (Bank 1) Using Indirect A 92 Implementing a Real-Time Clock Using a Ti rupt Service Initializing PORTA Initializing PORTB Initializing PORTC Initializing PORTD Initializing PORTE	
Computed GOTO Using an Offset Value Erasing a Flash Program Memory Row Fast Register Stack How to Clear RAM (Bank 1) Using Indirect A 92 Implementing a Real-Time Clock Using a Ti rupt Service Initializing PORTA Initializing PORTA Initializing PORTB Initializing PORTC Initializing PORTD Initializing PORTE Initializing PORTF	
Computed GOTO Using an Offset Value Erasing a Flash Program Memory Row Fast Register Stack How to Clear RAM (Bank 1) Using Indirect A 92 Implementing a Real-Time Clock Using a Ti rupt Service Initializing PORTA Initializing PORTA Initializing PORTB Initializing PORTC Initializing PORTC Initializing PORTE Initializing PORTF Initializing PORTF	
Computed GOTO Using an Offset Value Erasing a Flash Program Memory Row Fast Register Stack How to Clear RAM (Bank 1) Using Indirect A 92 Implementing a Real-Time Clock Using a Ti rupt Service Initializing PORTA Initializing PORTA Initializing PORTB Initializing PORTC Initializing PORTE Initializing PORTE Initializing PORTF Initializing PORTG Initializing PORTH	
Computed GOTO Using an Offset Value Erasing a Flash Program Memory Row Fast Register Stack How to Clear RAM (Bank 1) Using Indirect A 92 Implementing a Real-Time Clock Using a Ti rupt Service Initializing PORTA Initializing PORTA Initializing PORTB Initializing PORTC Initializing PORTC Initializing PORTE Initializing PORTF Initializing PORTF Initializing PORTG Initializing PORTH Initializing PORTJ	
Computed GOTO Using an Offset Value Erasing a Flash Program Memory Row Fast Register Stack How to Clear RAM (Bank 1) Using Indirect A 92 Implementing a Real-Time Clock Using a Ti rupt Service Initializing PORTA Initializing PORTA Initializing PORTB Initializing PORTC Initializing PORTE Initializing PORTE Initializing PORTF Initializing PORTG Initializing PORTH	
Computed GOTO Using an Offset Value Erasing a Flash Program Memory Row Fast Register Stack How to Clear RAM (Bank 1) Using Indirect A 92 Implementing a Real-Time Clock Using a Ti rupt Service Initializing PORTA Initializing PORTA Initializing PORTB Initializing PORTC Initializing PORTC Initializing PORTE Initializing PORTF Initializing PORTF Initializing PORTG Initializing PORTH Initializing PORTJ	
Computed GOTO Using an Offset Value Erasing a Flash Program Memory Row Fast Register Stack How to Clear RAM (Bank 1) Using Indirect A 92 Implementing a Real-Time Clock Using a Ti rupt Service Initializing PORTA Initializing PORTA Initializing PORTB Initializing PORTC Initializing PORTC Initializing PORTE Initializing PORTF Initializing PORTF Initializing PORTG Initializing PORTG Initializing PORTJ Loading the SSP1BUF (SSP1SR) Register Reading a Flash Program Memory Word	
Computed GOTO Using an Offset Value Erasing a Flash Program Memory Row Fast Register Stack How to Clear RAM (Bank 1) Using Indirect A 92 Implementing a Real-Time Clock Using a Ti rupt Service Initializing PORTA Initializing PORTA Initializing PORTB Initializing PORTC Initializing PORTC Initializing PORTE Initializing PORTF Initializing PORTF Initializing PORTG Initializing PORTG Initializing PORTJ Loading the SSP1BUF (SSP1SR) Register . Reading a Flash Program Memory Word Saving STATUS, WREG and BSR Registers	
Computed GOTO Using an Offset Value Erasing a Flash Program Memory Row Fast Register Stack How to Clear RAM (Bank 1) Using Indirect A 92 Implementing a Real-Time Clock Using a Ti rupt Service Initializing PORTA Initializing PORTA Initializing PORTB Initializing PORTC Initializing PORTC Initializing PORTE Initializing PORTF Initializing PORTF Initializing PORTG Initializing PORTG Initializing PORTJ Initializing PORTJ Loading the SSP1BUF (SSP1SR) Register . Reading a Flash Program Memory Word Saving STATUS, WREG and BSR Registers 138	
Computed GOTO Using an Offset Value Erasing a Flash Program Memory Row Fast Register Stack How to Clear RAM (Bank 1) Using Indirect A 92 Implementing a Real-Time Clock Using a Ti rupt Service Initializing PORTA Initializing PORTA Initializing PORTB Initializing PORTC Initializing PORTC Initializing PORTE Initializing PORTF Initializing PORTF Initializing PORTG Initializing PORTG Initializing PORTJ Loading the SSP1BUF (SSP1SR) Register . Reading a Flash Program Memory Word Saving STATUS, WREG and BSR Registers 138 Writing to Flash Program Memory	
Computed GOTO Using an Offset Value Erasing a Flash Program Memory Row Fast Register Stack How to Clear RAM (Bank 1) Using Indirect A 92 Implementing a Real-Time Clock Using a Ti rupt Service Initializing PORTA Initializing PORTA Initializing PORTB Initializing PORTC Initializing PORTC Initializing PORTE Initializing PORTF Initializing PORTF Initializing PORTG Initializing PORTG Initializing PORTJ Loading the SSP1BUF (SSP1SR) Register . Reading a Flash Program Memory Word Saving STATUS, WREG and BSR Registers 138 Writing to Flash Program Memory	
Computed GOTO Using an Offset Value Erasing a Flash Program Memory Row Fast Register Stack How to Clear RAM (Bank 1) Using Indirect A 92 Implementing a Real-Time Clock Using a Ti rupt Service Initializing PORTA Initializing PORTA Initializing PORTB Initializing PORTC Initializing PORTC Initializing PORTE Initializing PORTF Initializing PORTF Initializing PORTG Initializing PORTG Initializing PORTJ Loading the SSP1BUF (SSP1SR) Register . Reading a Flash Program Memory Word Saving STATUS, WREG and BSR Registers 138 Writing to Flash Program Memory	
Computed GOTO Using an Offset Value Erasing a Flash Program Memory Row Fast Register Stack	
Computed GOTO Using an Offset Value Erasing a Flash Program Memory Row Fast Register Stack	
Computed GOTO Using an Offset Value Erasing a Flash Program Memory Row Fast Register Stack	
Computed GOTO Using an Offset Value Erasing a Flash Program Memory Row Fast Register Stack	
Computed GOTO Using an Offset Value Erasing a Flash Program Memory Row Fast Register Stack	
Computed GOTO Using an Offset Value Erasing a Flash Program Memory Row Fast Register Stack	
Computed GOTO Using an Offset Value Erasing a Flash Program Memory Row Fast Register Stack	
Computed GOTO Using an Offset Value Erasing a Flash Program Memory Row Fast Register Stack	

Outputs	1
Reference	1
External Signal	1
Internal Signal 34	1
Response Time	1
Comparator Specifications	0
Comparator Voltage Reference	5
Accuracy and Error 34	6
Associated Registers	7
Configuring	
Connection Considerations 34	
Effects of a Reset	6
Operation During Sleep 34	6
Compare (CCP Module) 18	8
Associated Registers 18	9
CCPRx Register 18	
CCPx Pin Configuration 18	8
Software Interrupt 18	
Timer1/Timer3 Mode Selection	8
Compare (ECCP Module) 19	6
Special Event Trigger 196, 33	
Computed GOTO7	7
Configuration Bits	9
Configuration Mismatch (CM) Reset	
Configuration Register Protection	2
Core Features	
Easy Migration1	1
Expanded Memory 1	1
Extended Instruction Set1	1
External Memory Bus1	1
Oscillator Options1	1
CPFSEQ	0
CPFSGT	1
CPFSLT	
Crystal Oscillator/Ceramic Resonators (HS Modes) 44	
Customer Change Notification Service 47	7
Customer Notification Service 47	
Customer Support	7

D

Data Addressing Modes	92
Comparing Addressing Modes with the Extended	l In-
struction Set Enabled	96
Direct	92
Indexed Literal Offset	95
Indirect	92
Inherent and Literal	92
Data Memory	80
Access Bank	82
Bank Select Register (BSR)	80
Ethernet SFRs	84
Extended Instruction Set	94
General Purpose Register File	82
Memory Maps	
Ethernet Special Function Registers	84
PIC18F97J60 Family	81
Special Function Registers	83
Special Function Registers	83
DAW	382
DC Characteristics	427
Power-Down and Supply Current	
Supply Voltage	419
DCFSNZ	383
DECF	382
DECFSZ	383

Default System Clock	
Development Support	413
Device Differences	464
Device Overview	11
Details on Individual Family Members	12
Features (100-Pin Devices)	14
Features (64-Pin Devices)	13
Features (80-Pin Devices)	
Direct Addressing	

Е

ECCP2	
Pin Assignment	186
Effect on Standard PIC Instructions	410
Electrical Characteristics	417
Requirements for Ethernet Transceiver External N	
netics	
Enhanced Capture/Compare/PWM (ECCP)	
Associated Registers	
Capture and Compare Modes	
	190
Capture Mode. See Capture (ECCP Module).	
ECCP1/ECCP3 Outputs and Program Memory Mod	е
194	
ECCP2 Outputs and Program Memory Modes	
Enhanced PWM Mode	
Outputs and Configuration	
Pin Configurations for ECCP1	
Pin Configurations for ECCP2	195
Pin Configurations for ECCP3	196
PWM Mode. See PWM (ECCP Module).	
Standard PWM Mode	196
Timer Resources	194
Use of CCP4/CCP5 with ECCP1/ECCP3	194
Enhanced Universal Synchronous Asynchronous Rece	eiver
Transmitter (EUSART). See EUSART.	
ENVREG pin	358
Equations	
A/D Acquisition Time	334
A/D Minimum Charging Time	
Calculating the A/D Minimum Required Acquisition T	
Random Access Address Calculation	
Receive Buffer Free Space Calculation	
Errata	
Ethernet Module	
Associated Registers, Direct Memory Access Contro	
256	лег
Associated Registers, Flow Control	
Associated Registers, Reception	
Associated Registers, Transmission	245
Buffer and Buffer Pointers	213
Buffer Arbiter	216
DMA Access	216
Receive Buffer	215
Transmit Buffer	216
Buffer and Register Spaces	
Buffer Organization	
CRC	
Direct Memory Access Controller	
Checksum Calculations	
Copying Memory	
., .	
Disabling Duplex Mode Configuration and Negotiation	230
Ethernet and Microcontroller Memory Relationship .	
Ethernet Control Registers	217

Flow Control	. 247
Initializing	
Interrupts	
Interrupts and Wake-on-LAN	
LED Configuration	
MAC and MII Registers	
Magnetics, Termination and Other External Compo	
Oscillator Requirements	
Packet Format	
Per-Packet Control Bytes	
PHSTAT Registers	
PHY Register Summary	
PHY Registers	
PHY Start-up Timer	
Receive Filters	
Broadcast	
Hash Table Magic Packet	
Multicast	
Pattern Match	
Unicast	
Resets	
Microcontroller Reset	
Receive Only	
Transmit Only	
Signal and Power Interfaces	
Special Function Registers (SFRs)	
Transmitting and Receiving Data	
Packet Field Definitions	
Reading Received Packets	
•	
Receive Buffer Space	244
Receive Buffer Space Receive Packet Lavout	
Receive Packet Layout	. 242
Receive Packet Layout Receive Status Vectors	. 242 . 243
Receive Packet Layout Receive Status Vectors Receiving Packets	242 243 242
Receive Packet Layout Receive Status Vectors Receiving Packets Transmit Packet Layout	242 243 242 240
Receive Packet Layout Receive Status Vectors Receiving Packets Transmit Packet Layout Transmit Status Vectors	242 243 242 240 241
Receive Packet Layout Receive Status Vectors Receiving Packets Transmit Packet Layout	242 243 242 240 241 239
Receive Packet Layout Receive Status Vectors Receiving Packets Transmit Packet Layout Transmit Status Vectors Transmitting Packets	242 243 242 240 241 239
Receive Packet Layout Receive Status Vectors Receiving Packets Transmit Packet Layout Transmit Status Vectors Transmitting Packets Ethernet Operation, Microcontroller Clock	242 243 242 240 241 239 45
Receive Packet Layout Receive Status Vectors Receiving Packets Transmit Packet Layout Transmit Status Vectors Transmitting Packets Ethernet Operation, Microcontroller Clock EUSARTx	242 243 242 240 241 239 45 315
Receive Packet Layout Receive Status Vectors Receiving Packets Transmit Packet Layout Transmit Status Vectors Transmitting Packets Ethernet Operation, Microcontroller Clock EUSARTx Asynchronous Mode	242 243 242 240 241 239 45 315 319
Receive Packet Layout Receive Status Vectors Receiving Packets Transmit Packet Layout Transmit Status Vectors Transmitting Packets Ethernet Operation, Microcontroller Clock EUSARTx Asynchronous Mode Associated Registers, Receive	242 243 242 240 241 239 45 315 319 317
Receive Packet Layout Receive Status Vectors Receiving Packets Transmit Packet Layout Transmit Status Vectors Transmitting Packets Ethernet Operation, Microcontroller Clock EUSARTx Asynchronous Mode Associated Registers, Receive Associated Registers, Transmit Auto-Wake-up on Sync Break Character	242 243 242 240 241 239 45 315 319 317 320
Receive Packet Layout Receive Status Vectors Receiving Packets Transmit Packet Layout Transmit Status Vectors Transmitting Packets Ethernet Operation, Microcontroller Clock EUSARTx Asynchronous Mode Associated Registers, Receive Associated Registers, Transmit	242 243 242 240 241 239 45 315 319 317 320 322
Receive Packet Layout Receive Status Vectors Receiving Packets Transmit Packet Layout Transmit Status Vectors Transmitting Packets Ethernet Operation, Microcontroller Clock EUSARTx Asynchronous Mode Associated Registers, Receive Associated Registers, Receive Associated Registers, Transmit Auto-Wake-up on Sync Break Character Break Character Sequence Receiving Receiver	242 243 242 240 241 239 45 315 319 317 320 322 322 318
Receive Packet Layout Receive Status Vectors Receiving Packets Transmit Packet Layout Transmit Status Vectors Transmitting Packets Ethernet Operation, Microcontroller Clock EUSARTx Asynchronous Mode Associated Registers, Receive Associated Registers, Transmit Auto-Wake-up on Sync Break Character Break Character Sequence Receiving	242 243 242 240 241 239 45 315 319 317 320 322 322 318
Receive Packet Layout Receive Status Vectors Receiving Packets Transmit Packet Layout Transmit Status Vectors Transmitting Packets Ethernet Operation, Microcontroller Clock EUSARTx Asynchronous Mode Associated Registers, Receive Associated Registers, Receive Associated Registers, Transmit Auto-Wake-up on Sync Break Character Break Character Sequence Receiving Receiver	242 243 242 240 241 239 45 315 315 319 317 320 322 322 318 318
Receive Packet Layout Receive Status Vectors Receiving Packets Transmit Packet Layout Transmit Status Vectors Transmitting Packets Ethernet Operation, Microcontroller Clock EUSARTx Asynchronous Mode Associated Registers, Receive Associated Registers, Receive Associated Registers, Transmit Auto-Wake-up on Sync Break Character Break Character Sequence Receiving Receiver Setting Up 9-Bit Mode with Address Detect Transmitter Baud Rate Generator	242 243 242 240 241 239 45 315 319 317 320 322 322 318 318 315
Receive Packet Layout Receive Status Vectors Receiving Packets Transmit Packet Layout Transmit Status Vectors Transmitting Packets Ethernet Operation, Microcontroller Clock EUSARTx Asynchronous Mode Associated Registers, Receive Associated Registers, Receive Associated Registers, Transmit Auto-Wake-up on Sync Break Character Break Character Sequence Receiving Receiver Setting Up 9-Bit Mode with Address Detect Transmitter Baud Rate Generator Operation in Power-Managed Modes	242 243 242 240 241 239 45 315 319 317 320 322 322 318 318 315 319
Receive Packet Layout Receive Status Vectors Receiving Packets Transmit Packet Layout Transmit Status Vectors Transmitting Packets Ethernet Operation, Microcontroller Clock EUSARTx Asynchronous Mode Associated Registers, Receive Associated Registers, Receive Associated Registers, Transmit Auto-Wake-up on Sync Break Character Break Character Sequence Receiving Receiver Setting Up 9-Bit Mode with Address Detect Transmitter Baud Rate Generator Operation in Power-Managed Modes Baud Rate Generator (BRG)	242 243 242 240 241 239 45 315 319 317 320 322 322 318 318 315 309 309 309
Receive Packet Layout Receive Status Vectors Receiving Packets Transmit Packet Layout Transmit Status Vectors Transmitting Packets Ethernet Operation, Microcontroller Clock EUSARTx Asynchronous Mode Associated Registers, Receive Associated Registers, Receive Associated Registers, Transmit Auto-Wake-up on Sync Break Character Break Character Sequence Receiving Receiver Setting Up 9-Bit Mode with Address Detect Transmitter Baud Rate Generator Operation in Power-Managed Modes Baud Rate Generator (BRG) Associated Registers	242 243 242 240 241 239 45 315 319 317 320 322 318 318 318 315 309 309 309 310
Receive Packet Layout Receive Status Vectors Receiving Packets Transmit Packet Layout Transmit Status Vectors Transmitting Packets Ethernet Operation, Microcontroller Clock EUSARTx Asynchronous Mode Associated Registers, Receive Associated Registers, Receive Associated Registers, Transmit Auto-Wake-up on Sync Break Character Break Character Sequence Receiving Receiver Setting Up 9-Bit Mode with Address Detect Transmitter Baud Rate Generator Operation in Power-Managed Modes Baud Rate Generator (BRG) Associated Registers Auto-Baud Rate Detect	242 243 242 240 241 239 45 315 319 317 320 317 322 322 318 318 318 309 309 310 310 313
Receive Packet Layout Receive Status Vectors Receiving Packets Transmit Packet Layout Transmit Status Vectors Transmitting Packets Ethernet Operation, Microcontroller Clock EUSARTx Asynchronous Mode Associated Registers, Receive Associated Registers, Receive Associated Registers, Transmit Auto-Wake-up on Sync Break Character Break Character Sequence Receiving Receiver Setting Up 9-Bit Mode with Address Detect Transmitter Baud Rate Generator Operation in Power-Managed Modes Baud Rate Generator (BRG) Associated Registers Auto-Baud Rate Detect Baud Rate Error, Calculating	242 243 242 240 241 239 45 315 319 317 320 322 318 318 318 318 319 309 309 309 310 313 310
Receive Packet Layout Receive Status Vectors Receiving Packets Transmit Packet Layout Transmit Status Vectors Transmitting Packets Ethernet Operation, Microcontroller Clock EUSARTx Asynchronous Mode Associated Registers, Receive Associated Registers, Receive Associated Registers, Transmit Auto-Wake-up on Sync Break Character Break Character Sequence Receiving Receiver Setting Up 9-Bit Mode with Address Detect Transmitter Baud Rate Generator Operation in Power-Managed Modes Baud Rate Generator (BRG) Associated Registers Auto-Baud Rate Detect Baud Rate Error, Calculating Baud Rates, Asynchronous Modes	242 243 242 240 241 239 45 315 319 317 320 322 322 328 318 318 315 309 309 310 310 311
Receive Packet Layout Receive Status Vectors Receiving Packets Transmit Packet Layout Transmit Status Vectors Transmitting Packets Ethernet Operation, Microcontroller Clock EUSARTx Asynchronous Mode Associated Registers, Receive Associated Registers, Receive Associated Registers, Transmit Auto-Wake-up on Sync Break Character Break Character Sequence Receiving Receiver Setting Up 9-Bit Mode with Address Detect Transmitter Baud Rate Generator Operation in Power-Managed Modes Baud Rate Generator (BRG) Auto-Baud Rate Detect Baud Rate Error, Calculating Baud Rate Error, Calculating Baud Rates, Asynchronous Modes High Baud Rate Select (BRGH Bit)	242 243 242 240 241 239 45 315 319 317 320 317 322 322 318 318 318 319 317 320 313 310 310 311 309 311 309
Receive Packet Layout Receive Status Vectors Receiving Packets Transmit Packet Layout Transmit Status Vectors Transmitting Packets Ethernet Operation, Microcontroller Clock EUSARTx Asynchronous Mode Associated Registers, Receive Associated Registers, Receive Associated Registers, Transmit Auto-Wake-up on Sync Break Character Break Character Sequence Receiving Receiver Setting Up 9-Bit Mode with Address Detect Transmitter Baud Rate Generator Operation in Power-Managed Modes Baud Rate Generator (BRG) Auto-Baud Rate Detect Baud Rate Error, Calculating Baud Rate Error, Calculating Baud Rates, Asynchronous Modes High Baud Rate Select (BRGH Bit) Sampling	242 243 242 240 241 239 45 315 319 317 320 322 322 328 318 318 319 317 320 321 320 321 318 319 319 317 320 315 319 317 320 318 318 319 319 317 320 318 319 319 321 319 319 321 320 319 319 321 319 321 320 319 319 321 321 319 321 322 318 319 319 321 319 321 321 319 321 321 322 318 319 319 322 318 319 319 322 318 319 319 321 322 321 319 321 322 323 319 320 321 320 321 320 321 320 321 320 321 320
Receive Packet Layout Receive Status Vectors Receiving Packets Transmit Packet Layout Transmit Status Vectors Transmitting Packets Ethernet Operation, Microcontroller Clock EUSARTx Asynchronous Mode Associated Registers, Receive Associated Registers, Receive Associated Registers, Transmit Auto-Wake-up on Sync Break Character Break Character Sequence Receiving Receiver Setting Up 9-Bit Mode with Address Detect Transmitter Baud Rate Generator Operation in Power-Managed Modes Baud Rate Generator (BRG) Associated Registers Auto-Baud Rate Detect Baud Rate Error, Calculating Baud Rate Error, Calculating Baud Rates, Asynchronous Modes High Baud Rate Select (BRGH Bit) Sampling Synchronous Master Mode	242 243 242 240 241 239 45 315 319 317 320 322 322 328 318 318 319 320 322 321 319 317 320 317 320 315 319 317 320 315 319 317 320 318 318 319 319 317 320 321 318 319 319 321 319 322 318 319 319 322 322 318 319 319 322 318 319 322 322 318 319 322 318 319 322 323 310 323 310 323
Receive Packet Layout Receive Status Vectors Receiving Packets Transmit Packet Layout Transmit Status Vectors Transmitting Packets Ethernet Operation, Microcontroller Clock EUSARTx Asynchronous Mode Associated Registers, Receive Associated Registers, Receive Associated Registers, Transmit Auto-Wake-up on Sync Break Character Break Character Sequence Receiving Receiver Setting Up 9-Bit Mode with Address Detect Transmitter Baud Rate Generator Operation in Power-Managed Modes Baud Rate Generator (BRG) Associated Registers Auto-Baud Rate Detect Baud Rate Error, Calculating Baud Rate Error, Calculating Baud Rates, Asynchronous Modes High Baud Rate Select (BRGH Bit) Sampling Synchronous Master Mode Associated Registers, Receive	242 243 242 240 241 239 45 315 319 317 320 322 322 328 318 318 319 320 322 321 319 317 320 317 320 315 319 317 320 315 319 317 320 318 315 309 310 310 310 310 310 310 310 312 310 322 310 310 310 323 323 323 326
Receive Packet Layout Receive Status Vectors Receiving Packets Transmit Packet Layout Transmit Status Vectors Transmitting Packets Ethernet Operation, Microcontroller Clock EUSARTx Asynchronous Mode Associated Registers, Receive Associated Registers, Receive Associated Registers, Transmit Auto-Wake-up on Sync Break Character Break Character Sequence Receiving Receiver Setting Up 9-Bit Mode with Address Detect Transmitter Baud Rate Generator Operation in Power-Managed Modes Baud Rate Generator (BRG) Associated Registers Auto-Baud Rate Detect Baud Rate Error, Calculating Baud Rate Error, Calculating Baud Rates, Asynchronous Modes High Baud Rate Select (BRGH Bit) Sampling Synchronous Master Mode Associated Registers, Receive Associated Registers, Transmit	242 243 242 240 241 239 45 315 319 317 320 322 322 328 318 318 319 320 322 321 309 310 311 309 311 309 311 309 323 326 324
Receive Packet Layout Receive Status Vectors Receiving Packets Transmit Packet Layout Transmit Status Vectors Transmitting Packets Ethernet Operation, Microcontroller Clock EUSARTx Asynchronous Mode Associated Registers, Receive Associated Registers, Receive Associated Registers, Transmit Auto-Wake-up on Sync Break Character Break Character Sequence Receiving Receiver Setting Up 9-Bit Mode with Address Detect Transmitter Baud Rate Generator Operation in Power-Managed Modes Baud Rate Generator (BRG) Associated Registers Auto-Baud Rate Detect Baud Rate Error, Calculating Baud Rate Error, Calculating Baud Rates, Asynchronous Modes High Baud Rate Select (BRGH Bit) Sampling Synchronous Master Mode Associated Registers, Receive	242 243 242 240 241 239 45 315 319 317 320 322 322 322 318 318 318 319 320 322 321 309 310 311 309 311 309 311 309 323 326 324 325

Synchronous Slave Mode	
Associated Registers, Receive	328
Associated Registers, Transmit	327
Reception	
Transmission	326
Extended Instruction Set	
ADDFSR	
ADDULNK	
CALLW	
MOVSF	407
MOVSS	408
PUSHL	
SUBFSR	
SUBULNK	
External Clock Input (EC Modes)	
External Memory Bus	109
16-Bit Byte Select Mode	115
16-Bit Byte Write Mode	
16-Bit Data Width Modes	112
16-Bit Mode Timing	
16-Bit Word Write Mode	114
21-Bit Addressing	111
8-Bit Data Width Mode	117
8-Bit Mode Timing	118
Address and Data Line Usage (table)	111
Address and Data Width	111
Address Shifting	111
Control	110
I/O Port Functions	109
Operation in Power-Managed Modes	119
Program Memory Modes	112
Extended Microcontroller	112
Microcontroller	112
Wait States	
Weak Pull-ups on Port Pins	112

F

Fail-Safe Clock Monitor	349, 360
and the Watchdog Timer	
Exiting Operation	
Interrupts in Power-Managed Modes	
POR or Wake-up From Sleep	
Fast Register Stack	
Firmware Instructions	
Flash Configuration Words	
Flash Program Memory	
Associated Registers	
Control Registers	
EECON1 and EECON2	
TABLAT (Table Latch) Register	
TBLPTR (Table Pointer) Register	
Erase Sequence	
Erasing	104
Operation During Code-Protect	107
Reading	
Table Pointer	
Boundaries Based on Operation	102
Table Pointer Boundaries	102
Table Reads and Table Writes	
Write Sequence	105
Writing	
Protection Against Spurious Writes	107
Unexpected Termination	
Write Verify	107
FSCM. See Fail-Safe Clock Monitor.	

G

GOTO
н
Hardware Multiplier 121
Introduction 121
Operation 121
Performance Comparison 121
1
I/O Ports
Pin Capabilities139
I ² C Mode (MSSP)
Acknowledge Sequence Timing
Associated Registers
Baud Rate Generator
Bus Collision
During a Repeated Start Condition
Clock Arbitration
Clock Rate w/BRG
Clock Stretching
10-Bit Slave Receive Mode (SEN = 1)
10-Bit Slave Transmit Mode
7-Bit Slave Receive Mode (SEN = 1)
7-Bit Slave Transmit Mode
Clock Synchronization and the CKP Bit
Effects of a Reset
Master Mode
Baud Rate Generator
Operation
Reception
Repeated Start Condition Timing
Start Condition Timing 292
Transmission294
Multi-Master Communication, Bus Collision and Arbitra-
tion
Multi-Master Mode
Operation
Registers
Serial Clock (SCKx/SCLx)
Slave Mode
Address Masking 275
Addressing 274
Reception
Transmission
Sleep Operation
Stop Condition Timing
INCFSZ
In-Circuit Debugger
In-Circuit Serial Programming (ICSP)
Indexed Literal Offset Addressing
and Standard PIC18 Instructions 410
Indexed Literal Offset Mode 95, 97, 410
BSR
Indirect Addressing
INFSNZ
Initialization Conditions for All Registers
Clocking Scheme
Flow/Pipelining

Instruction Se	ət	363
	(Indexed Literal Offset Mode)	
	С	
ANDLW		
/		
BNC		373
BNN		373
	dexed Literal Offset Mode)	
BZ		378
CALL		378
CLRF		379
	Т	
	~	
	2	
	Г -	
DCFSNZ		
DECES	Z	383
2 2 0 . 0 2		000
Extende	d Instructions	405
Extende Co	d Instructions nsiderations when Enabling	405 410
Extende Coi Syr	d Instructions nsiderations when Enabling ntax	405 410 405
Extende Cor Syr Use	d Instructions nsiderations when Enabling ntax e with MPLAB IDE Tools	405 410 405 412
Extende Col Syr Use General	d Instructions nsiderations when Enabling ntax e with MPLAB IDE Tools Format	405 410 405 412 365
Extende Cor Syr Use General GOTO	d Instructions nsiderations when Enabling ntax e with MPLAB IDE Tools Format	405 410 405 412 365 384
Extende Coi Syr Use General GOTO INCF	d Instructions nsiderations when Enabling ntax e with MPLAB IDE Tools Format	405 410 405 412 365 384 384
Extende Coi Syr Use General GOTO INCF INCFSZ	d Instructions nsiderations when Enabling ntax e with MPLAB IDE Tools Format	405 410 405 412 365 384 384 385
Extende Coi Syr Use General GOTO INCF INCFSZ INFSNZ	d Instructions nsiderations when Enabling ntax e with MPLAB IDE Tools Format	405 410 405 412 365 384 384 385 385
Extende Coi Syr Use General GOTO INCF INCFSZ INFSNZ IORLW	d Instructions nsiderations when Enabling ntax e with MPLAB IDE Tools Format	405 410 405 412 365 384 384 385 385 385 385
Extende Cou Syr Use General GOTO INCF INCFSZ INFSNZ IORLW IORWF LFSR	d Instructions nsiderations when Enabling ntax e with MPLAB IDE Tools Format	405 410 405 365 384 384 385 385 386 386 386 387
Extende Cou Syr Use General GOTO INCF INCFSZ INFSNZ IORLW IORWF LFSR MOVF	d Instructions nsiderations when Enabling ntax e with MPLAB IDE Tools Format	405 410 405 365 384 384 385 385 385 386 386 386 387 387
Extende Cou Syr Use General GOTO INCF INCFSZ INFSNZ IORLW IORWF LFSR MOVF	d Instructions nsiderations when Enabling ntax e with MPLAB IDE Tools Format	405 410 405 365 384 385 385 386 386 386 386 387 387 388
Extende Cou Syr Use General GOTO INCF INCFSZ INFSNZ IORLW IORWF LFSR MOVF MOVFF	d Instructions nsiderations when Enabling ntax e with MPLAB IDE Tools Format	405 410 405 365 384 385 385 386 386 386 387 387 387 388 388
Extende Cou Syr Use General GOTO INCF INCFSZ INFSNZ IORLW IORWF LFSR MOVF MOVF MOVLB	d Instructions nsiderations when Enabling ntax e with MPLAB IDE Tools Format	405 410 405 412 365 384 385 385 386 386 386 387 387 388 388 388 388 388
Extende Cou Syr Use General GOTO INCF INCFSZ INFSNZ IORLW IORWF LFSR MOVF MOVFF MOVLB MOVLW	d Instructions nsiderations when Enabling htax e with MPLAB IDE Tools Format	405 410 405 365 384 385 385 386 386 386 386 387 388 388 388 388 389 389
Extende Cou Syr Use General GOTO INCF INCFSZ INFSNZ IORLW IORWF LFSR MOVF MOVF MOVLB MOVLW MOVWF	d Instructions nsiderations when Enabling ntax e with MPLAB IDE Tools Format	405 410 405 385 384 385 385 386 386 387 387 388 388 388 389 389 389
Extende Cou Syr Use General GOTO INCF INCFSZ INFSNZ IORLW IORWF LFSR MOVF MOVLB MOVLB MOVLW MULLW	d Instructions nsiderations when Enabling htax e with MPLAB IDE Tools Format	405 410 405 365 384 385 386 386 386 387 388 388 388 388 388 388 389 389 389 390
Extende Cou Syr Use General GOTO INCF INCFSZ INFSNZ IORLW IORWF LFSR MOVF MOVLB MOVLB MOVLB MOVLW MULLW MULLW NEGF	d Instructions	405 410 405 365 384 385 386 386 386 387 388 388 389 389 389 390 390 391
Extende Cou Syr Use General GOTO INCF INCFSZ INFSNZ IORLW IORWF LFSR MOVF MOVLB MOVLB MOVLB MOVLW MOVLW MULLW NEGF NOP POP	d Instructions	405 410 405 384 385 384 385 386 386 387 387 388 388 389 389 389 390 390 391 391 392
Extende Cou Syr Use General GOTO INCF INCFSZ INFSNZ IORLW IORWF LFSR MOVF MOVLB MOVLB MOVLB MOVLB MOVLW MULLW MULLW NEGF NOP POP PUSH	d Instructions	405 410 405 365 384 385 386 386 387 388 388 388 388 389 390 390 391 391 392 392
Extende Cou Syr Use General GOTO INCF INCFSZ INFSNZ IORLW IORWF LFSR MOVF MOVLB MOVLB MOVLB MOVLB MOVLB MOVLW MULLW MULLW NEGF POP POP PUSH RCALL	d Instructions	405 410 405 365 384 385 386 387 388 388 388 388 389 390 390 390 391 391 392 392 393
Extende Cou Syr Use General GOTO INCF INCFSZ INFSNZ IORLW IORWF LFSR MOVF MOVF MOVLB MOVLB MOVLB MOVLW MOVLW MOVLW MULLW MULLW NEGF POP POP PUSH RCALL RESET	d Instructions	405 410 405 384 385 384 385 386 386 387 388 388 389 390 390 391 391 392 392 393 393
Extende Cou Syr Use General GOTO INCF INCFSZ INFSNZ IORLW IORWF LFSR MOVF MOVF MOVF MOVLB MOVLB MOVLB MOVLW MULLW MULLW NEGF POP POP PUSH RCALL RESET RETFIE	d Instructions	405 410 405 384 385 384 385 386 387 388 388 389 390 390 391 391 392 393 393 393 393
Extende Cou Syr Use General GOTO INCF INCFSZ INFSNZ IORLW IORWF LFSR MOVF MOVLB M	d Instructions	405 410 405 384 385 384 385 386 387 388 388 389 390 390 391 391 392 393 393 393 394 394
Extende Cou Syr Use General GOTO INCF INCFSZ INFSNZ IORLW IORWF LFSR MOVF MOVF MOVF MOVF MOVF MOVLW MOVLW MOVLW MULLW	d Instructions	405 410 405 384 385 384 385 386 386 387 387 388 389 390 390 391 391 392 392 393 394 394 394
Extende Cou Syr Use General GOTO INCF INCFSZ INFSNZ IORLW IORWF LFSR MOVF MOVF MOVF MOVF MOVF MOVLW MOVUW MULLW	d Instructions	405 410 405 384 385 386 386 386 387 387 388 389 390 390 391 391 392 392 393 394 395 395
Extende Cou Syr Use General GOTO INCF INCFSZ INFSNZ IORLW IORWF LFSR MOVF. MOVF MOVLB MOVFF MOVLB MOVUW MOVUB MOVUW MULLW MOVWF NEGF POP POP POP PUSH RCALL RESET RETFIE RETLW RETURI RLOF RLNCF	d Instructions	405 410 405 384 385 385 386 386 386 387 387 388 389 390 390 391 391 392 393 393 394 395 395 396 396

SETF	97
SETF (Indexed Literal Offset Mode) 4	11
SLEEP	
Standard Instructions	
SUBFWB	
SUBLW	
SUBWF	
SUBWFB 4	
SWAPF 4	00
TBLRD 4	01
TBLWT 4	02
TSTFSZ 4	03
XORLW	03
XORWF4	04
INTCON Register	• •
RBIF Bit	42
INTCON Registers	
	20
Inter-Integrated Circuit. See I ² C Mode.	
Internal Oscillator Block	45
Internal RC Oscillator	
Use with WDT 3	
Internal Voltage Regulator Specifications 4	30
Internet Address 4	77
Interrupt Sources	49
A/D Conversion Complete	
Capture Complete (CCP) 1	
Compare Complete (CCP)	
Interrupt-on-Change (RB7:RB4)	42
INTx Pin	
PORTB, Interrupt-on-Change	
TMR0 1	
TMR0 Overflow 1	69
TMR1 Overflow1	71
TMR2 to PR2 Match (PWM)1	97
TMR3 Overflow 179, 1	81
TMR4 to PR4 Match 1	
TMR4 to PR4 Match (PWM)1	
Interrupts	
Context Saving	
•	აი
Interrupts, Flag Bits	
Interrupt-on-Change (RB7:RB4) Flag (RBIF Bit) 1	42
INTRC. See Internal Oscillator Block.	
IORLW	86
IORWF	86
IPR Registers 1	34
L	
LFSR	87
	•
Μ	
Master Clear (MCLR)	50
Master Synchronous Serial Port (MSSP). See MSSP.	00
Memory Organization	
Data Memory	
Program Memory	
Memory Programming Requirements 4	29
Microchip Internet Web Site 4	77
MOVF	87
MOVFF	88
MOVLB	
MOVLW	
MOVSF	
MOVSF	
MOVWF	
MPLAB ASM30 Assembler, Linker, Librarian 4	14

MPLAB Integrated Development Environment Software .413	
MPLAB PM3 Device Programmer416	
MPLAB REAL ICE In-Circuit Emulator System415	
MPLINK Object Linker/MPLIB Object Librarian	
MSSP	
ACK Pulse	
Control Registers (general)259	
Module Overview259	
SPI Master/Slave Connection	
SSPxBUF Register	
SSPxSR Register	
MULLW	
MULWF	

Ν

NEGF	9 1
NOP) 1

0

Opcode Field Descriptions	364
Organizationally Unique Identifier (OUI)	
Oscillator Configuration	
EC	
ECPLL	
HS	
HSPLL	43
Internal Oscillator Block	
INTRC	
Oscillator Selection	
Oscillator Start-up Timer (OST)	
Oscillator Transitions	
Oscillator, Timer1	171, 181
Oscillator, Timer3	
OUI. See Organizationally Unique Identifier.	

Ρ

Packaging	
Details	
Marking	
Parallel Slave Port (PSP)	
Associated Registers	
PORTD	
Select (PSPMODE Bit)	
PIE Registers	131
Pin Functions	
AVDD	24, 32, 42
AVss	24, 32, 42
ENVREG	24, 32, 42
MCLR	18, 25, 33
OSC1/CLKI	18, 25, 33
OSC2/CLKO	18, 25, 33
RA0/LEDA/AN0	18, 25, 33
RA1/LEDB/AN1	18, 25, 33
RA2/AN2/VREF	18, 25, 33
RA3/AN3/VREF+	18, 25, 33
RA4/T0CKI	18, 25, 33
RA5/AN4	18, 25, 33
RB0/INT0/FLT0	19, 26, 34
RB1/INT1	19, 26, 34
RB2/INT2	19, 26, 34
RB3/INT3	
RB3/INT3/ECCP2/P2A	34

RB4/KBI0	, ,
RB5/KBI1	
RB6/KBI2/PGC	
RB7/KBI3/PGD	
RBIAS	. 24, 32, 42
RC0/T10SO/T13CKI	
RC1/T1OSI/ECCP2/P2A	
RC2/ECCP1/P1A	
RC3/SCK1/SCL1	
RC4/SDI1/SDA1	
RC5/SDO1	
RC6/TX1/CK1	
RC7/RX1/DT1	
RD0	
RD0/AD0/PSP0	
RD0/P1B	
RD1	
RD1/AD1/PSP1	
RD1/ECCP3/P3A	
RD2	
RD2/AD2/PSP2	36
RD2/CCP4/P3D	
RD3/AD3/PSP3	
RD4/AD4/PSP4/SD02	
RD5/AD5/PSP5/SDI2/SDA2	
RD6/AD6/PSP6/SCK2/SCL2	
RD7/AD7/ <u>PS</u> P7/SS2	
RE0/AD8/RD/P2D	
RE0/P2D	22, 28
RE1/AD9/WR/P2C	37
RE1/P2C	22, 28
RE2/AD10/CS/P2B	37
RE2/P2B	
RE2/P2B RE3/AD11/P3C	
RE3/AD11/P3C	37 22, 28
RE3/AD11/P3C RE3/P3C RE4/AD12/P3B	37 22, 28 37
RE3/AD11/P3C RE3/P3C RE4/AD12/P3B RE4/P3B	37 22, 28 37 22, 28
RE3/AD11/P3C RE3/P3C RE4/AD12/P3B RE4/P3B RE5/AD13/P1C	
RE3/AD11/P3C RE3/P3C RE4/AD12/P3B RE4/P3B RE5/AD13/P1C RE5/P1C	
RE3/AD11/P3C RE3/P3C RE4/AD12/P3B RE4/P3B RE5/AD13/P1C RE5/P1C RE6/AD14/P1B	
RE3/AD11/P3C RE3/P3C RE4/AD12/P3B RE4/P3B RE5/AD13/P1C RE5/P1C RE6/AD14/P1B RE6/P1B	
RE3/AD11/P3C RE3/P3C RE4/AD12/P3B RE5/AD13/P1C RE5/P1C RE6/AD14/P1B RE6/P1B RE7/AD15/ECCP2/P2A	
RE3/AD11/P3C RE3/P3C RE4/AD12/P3B RE4/P3B RE5/AD13/P1C RE5/P1C RE6/AD14/P1B RE6/P1B RE7/AD15/ECCP2/P2A RE7/ECCP2/P2A	
RE3/AD11/P3C RE3/P3C RE4/AD12/P3B RE4/P3B RE5/AD13/P1C RE5/P1C RE6/AD14/P1B RE6/P1B RE7/AD15/ECCP2/P2A RE7/ECCP2/P2A RE7/ECCP2/P2A RE7/AD15	
RE3/AD11/P3C RE3/P3C RE4/AD12/P3B RE4/P3B RE5/AD13/P1C RE5/P1C RE6/AD14/P1B RE6/P1B RE7/AD15/ECCP2/P2A RE7/ECCP2/P2A RF0/AN5 RF1/AN6/C2OUT	
RE3/AD11/P3C RE3/P3C RE4/AD12/P3B RE4/P3B RE5/AD13/P1C RE5/P1C RE6/AD14/P1B RE6/P1B RE7/AD15/ECCP2/P2A RE7/ECCP2/P2A RF0/AN5 RF1/AN6/C2OUT RF2/AN7/C10UT	
RE3/AD11/P3C RE3/P3C RE4/AD12/P3B RE4/P3B RE5/AD13/P1C RE5/P1C RE6/AD14/P1B RE6/P1B RE7/AD15/ECCP2/P2A RE7/ECCP2/P2A RF0/AN5 RF1/AN6/C2OUT RF2/AN7/C1OUT RF3/AN8	
RE3/AD11/P3C RE3/P3C RE4/AD12/P3B RE4/P3B RE5/AD13/P1C RE5/P1C RE6/AD14/P1B RE6/P1B RE7/AD15/ECCP2/P2A RE7/ECCP2/P2A RF0/AN5 RF1/AN6/C2OUT RF2/AN7/C1OUT RF3/AN8 RF4/AN9	
RE3/AD11/P3C RE3/P3C RE4/AD12/P3B RE4/P3B RE5/AD13/P1C RE5/P1C RE6/AD14/P1B RE6/P1B RE7/AD15/ECCP2/P2A RE7/ECCP2/P2A RF0/AN5 RF1/AN6/C2OUT RF2/AN7/C1OUT RF3/AN8 RF4/AN9 RF5/AN10/CVREF	
RE3/AD11/P3C RE3/P3C RE4/AD12/P3B RE4/P3B RE5/AD13/P1C RE5/P1C RE6/AD14/P1B RE6/P1B RE7/AD15/ECCP2/P2A RE7/ECCP2/P2A RF1/AN6/C2OUT RF2/AN7/C1OUT RF3/AN8 RF4/AN9 RF5/AN10/CVREF RF6/AN11	
RE3/AD11/P3C RE3/P3C RE4/AD12/P3B RE4/P3B RE5/AD13/P1C RE5/P1C RE6/AD14/P1B RE6/P1B RE7/AD15/ECCP2/P2A RE7/ECCP2/P2A RF1/AN6/C2OUT RF2/AN7/C1OUT RF3/AN8 RF4/AN9 RF5/AN10/CVREF RF6/AN11 RF7/SS1	
RE3/AD11/P3C RE3/P3C RE4/AD12/P3B RE4/P3B RE5/AD13/P1C RE5/P1C RE6/AD14/P1B RE6/P1B RE7/AD15/ECCP2/P2A RE7/ECCP2/P2A RF0/AN5 RF1/AN6/C2OUT RF3/AN8 RF4/AN9 RF5/AN10/CVREF RF6/AN11 RF7/SS1 RG0/ECCP3/P3A	
RE3/AD11/P3C RE3/P3C RE4/AD12/P3B RE4/P3B RE5/AD13/P1C RE5/P1C RE6/AD14/P1B RE6/P1B RE7/AD15/ECCP2/P2A RE7/ECCP2/P2A RF0/AN5 RF1/AN6/C2OUT RF3/AN8 RF4/AN9 RF5/AN10/CVREF RF6/AN11 RF7/SS1 RG0/ECCP3/P3A RG1/TX2/CK2	
RE3/AD11/P3C RE3/P3C RE4/AD12/P3B RE4/P3B RE5/AD13/P1C RE5/P1C RE6/P1B RE7/AD15/ECCP2/P2A RE7/AD15/ECCP2/P2A RF1/AN6/C2OUT RF2/AN7/C1OUT RF3/AN8 RF4/AN9 RF5/AN10/CVREF RF6/AN11 RF7/SS1 RG0/ECCP3/P3A RG1/TX2/CK2 RG2/RX2/DT2	
RE3/AD11/P3C RE3/P3C RE4/AD12/P3B RE4/P3B RE5/AD13/P1C RE5/P1C RE6/AD14/P1B RE6/P1B RE7/AD15/ECCP2/P2A RF1/AN6/C2OUT RF2/AN7/C1OUT RF3/AN8 RF4/AN9 RF5/AN10/CVREF RF6/AN11 RF7/SS1 RG0/ECCP3/P3A RG1/TX2/CK2 RG3/CCP4/P3D	
RE3/AD11/P3C RE3/P3C RE4/AD12/P3B RE4/P3B RE5/AD13/P1C RE5/P1C RE6/P1B RE7/AD15/ECCP2/P2A RE7/AD15/ECCP2/P2A RF1/AN6/C2OUT RF2/AN7/C1OUT RF3/AN8 RF4/AN9 RF5/AN10/CVREF RF6/AN11 RF7/SS1 RG0/ECCP3/P3A RG1/TX2/CK2 RG2/RX2/DT2	
RE3/AD11/P3C RE3/P3C RE4/AD12/P3B RE4/P3B RE5/AD13/P1C RE5/P1C RE6/AD14/P1B RE6/P1B RE7/AD15/ECCP2/P2A RF1/AN6/C2OUT RF2/AN7/C1OUT RF3/AN8 RF4/AN9 RF5/AN10/CVREF RF6/AN11 RF7/SS1 RG0/ECCP3/P3A RG1/TX2/CK2 RG3/CCP4/P3D	
RE3/AD11/P3C RE3/P3C RE4/AD12/P3B RE4/P3B RE5/AD13/P1C RE5/P1C RE6/AD14/P1B RE7/AD15/ECCP2/P2A RE7/AD15/ECCP2/P2A RE7/AD15/ECCP2/P2A RF0/AN5 RF1/AN6/C2OUT RF2/AN7/C1OUT RF3/AN8 RF4/AN9 RF5/AN10/CVREF RF6/AN11 RF7/SS1 RG0/ECCP3/P3A RG1/TX2/CK2 RG3/CCP4/P3D RG4/CCP5/P1D	
RE3/AD11/P3C RE3/P3C RE4/AD12/P3B RE4/P3B RE5/AD13/P1C RE5/P1C RE6/AD14/P1B RE7/AD15/ECCP2/P2A RE7/ECCP2/P2A RF1/AN6/C2OUT RF2/AN7/C1OUT RF3/AN8 RF4/AN9 RF5/AN10/CVREF RF6/AN11 RF7/SS1 RG0/ECCP3/P3A RG1/TX2/CK2 RG3/CCP4/P3D RG4/CCP5/P1D RG5	
RE3/AD11/P3C RE3/P3C RE4/AD12/P3B RE4/P3B RE5/AD13/P1C RE5/P1C RE6/AD14/P1B RE6/P1B RE7/AD15/ECCP2/P2A RF1/AN6/C2OUT RF2/AN7/C1OUT RF3/AN8 RF4/AN9 RF5/AN10/CVREF RF6/AN11 RF7/SS1 RG0/ECCP3/P3A RG1/TX2/CK2 RG3/CCP4/P3D RG4/CCP5/P1D RG5 RG6	
RE3/AD11/P3C RE3/P3C RE4/AD12/P3B RE4/P3B RE5/AD13/P1C RE5/P1C RE6/AD14/P1B RE7/AD15/ECCP2/P2A RE7/ECCP2/P2A RF1/AN6/C2OUT RF2/AN7/C1OUT RF3/AN8 RF4/AN9 RF5/AN10/CVREF RF6/AN11 RF7/SS1 RG0/ECCP3/P3A RG1/TX2/CK2 RG3/CCP4/P3D RG4/CCP5/P1D RG5 RG6 RG7	
RE3/AD11/P3C RE3/P3C RE4/AD12/P3B RE4/P3B RE5/AD13/P1C RE5/P1C RE6/AD14/P1B RE7/AD15/ECCP2/P2A RE7/ECCP2/P2A RF1/AN6/C2OUT RF2/AN7/C1OUT RF3/AN8 RF4/AN9 RF5/AN10/CVREF RF6/AN11 RF7/SS1 RG0/ECCP3/P3A RG1/TX2/CK2 RG3/CCP4/P3D RG4/CCP5/P1D RG5 RG6 RG7 RH0	
RE3/AD11/P3C RE3/P3C RE4/AD12/P3B RE4/P3B RE5/AD13/P1C RE5/P1C RE6/P1B RE7/AD15/ECCP2/P2A RE7/AD15/ECCP2/P2A RE7/AD15/ECCP2/P2A RF0/AN5 RF1/AN6/C2OUT RF2/AN7/C1OUT RF3/AN8 RF4/AN9 RF5/AN10/CVREF RF6/AN11 RF7/SS1 RG0/ECCP3/P3A RG1/TX2/CK2 RG2/RX2/DT2 RG3/CCP4/P3D RG4/CCP5/P1D RG5 RG6 RG7 RH0 RH0/A16	

	RH2/A18	40
	RH3	
	RH3/A19	
	RH4/AN12/P3C	
	RH5/AN13/P3B	,
	RH6/AN14/P1C	
	RH7/AN15/P1B	31, 40
	RJ0/ALE	
	RJ1/OE	41
	RJ2/WRL	41
	RJ3/WRH	
	RJ4	
	RJ4/BA0	
	RJ5	
	RJ5/CE	
	RJ6/ <u>LB</u>	
	RJ7/UB	41
	TPIN	24, 32, 42
	TPIN+	24, 32, 42
	TPOUT	24, 32, 42
	TPOUT+	4 32 42
	VDD	, - ,
	VDDCORE/VCAP	
		, ,
	VDDPLL	
	VDDRX	
	VDDTX	, ,
	Vss	24, 32, 42
	VSSPLL	24, 32, 42
	VSSRX	24, 32, 42
	Vsstx2	24. 32. 42
Pino	ut I/O Descriptions	, - ,
		18
	PIC18F66J60/66J65/67J60	
	PIC18F66J60/66J65/67J60 PIC18F86J60/86J65/87J60	
	PIC18F66J60/66J65/67J60 PIC18F86J60/86J65/87J60 PIC18F96J60/96J65/97J60	
	PIC18F66J60/66J65/67J60 PIC18F86J60/86J65/87J60 PIC18F96J60/96J65/97J60 Registers	
	PIC18F66J60/66J65/67J60 PIC18F86J60/86J65/87J60 PIC18F96J60/96J65/97J60 Registers Block	25 33 128 45
PLL	PIC18F66J60/66J65/67J60 PIC18F86J60/86J65/87J60 PIC18F96J60/96J65/97J60 Registers Block Clock Speeds for Various Configurations	25
PLL	PIC18F66J60/66J65/67J60 PIC18F86J60/86J65/87J60 PIC18F96J60/96J65/97J60 Registers Block	25
PLL POP	PIC18F66J60/66J65/67J60 PIC18F86J60/86J65/87J60 PIC18F96J60/96J65/97J60 Registers Block Clock Speeds for Various Configurations	25
PLL POP	PIC18F66J60/66J65/67J60 PIC18F86J60/86J65/87J60 PIC18F96J60/96J65/97J60 Registers Block Clock Speeds for Various Configurations 8. See Power-on Reset.	25
PLL POP POR	PIC18F66J60/66J65/67J60 PIC18F86J60/86J65/87J60 PIC18F96J60/96J65/97J60 Registers Block Clock Speeds for Various Configurations R. See Power-on Reset. RTA	25 33 128 45 46 392
PLL POP POR	PIC18F66J60/66J65/67J60 PIC18F86J60/86J65/87J60 PIC18F96J60/96J65/97J60 Registers Block Clock Speeds for Various Configurations R. See Power-on Reset. RTA Associated Registers	25
PLL POP POR	PIC18F66J60/66J65/67J60 PIC18F86J60/86J65/87J60 PIC18F96J60/96J65/97J60 Registers Block Clock Speeds for Various Configurations R. See Power-on Reset. RTA Associated Registers LATA Register	25
PLL POP POR	PIC18F66J60/66J65/67J60 PIC18F86J60/86J65/87J60 PIC18F96J60/96J65/97J60 Registers Block Clock Speeds for Various Configurations R. See Power-on Reset. RTA Associated Registers LATA Register PORTA Register	25 33 128 45 46 392 141 140 140
PLL POP POR POR	PIC18F66J60/66J65/67J60 PIC18F86J60/86J65/87J60 PIC18F96J60/96J65/97J60 Registers Block Clock Speeds for Various Configurations Clock Speeds for Various C	25 33 128 45 46 392 141 140 140
PLL POP POR	PIC18F66J60/66J65/67J60 PIC18F86J60/86J65/87J60 PIC18F96J60/96J65/97J60 Registers Block Clock Speeds for Various Configurations Clock Speeds for Various C	25 33 128 45 46 392 141 140 140 140
PLL POP POR POR	PIC18F66J60/66J65/67J60 PIC18F86J60/86J65/87J60 PIC18F96J60/96J65/97J60 Registers Block Clock Speeds for Various Configurations Clock Speeds for Various C	25 33 128 45 46 392 141 140 140 140 140 144
PLL POP POR POR	PIC18F66J60/66J65/67J60 PIC18F86J60/86J65/87J60 PIC18F96J60/96J65/97J60 Registers Block Clock Speeds for Various Configurations Clock Speeds for Various C	25 33 128 45 46 392 141 140 140 140 140 144
PLL POP POR POR	PIC18F66J60/66J65/67J60 PIC18F86J60/86J65/87J60 PIC18F96J60/96J65/97J60 Registers Block Clock Speeds for Various Configurations Clock Speeds for Various C	25 33 128 45 46 392 141 140 140 140 140 144 142
PLL POP POR POR	PIC18F66J60/66J65/67J60 PIC18F86J60/86J65/87J60 PIC18F96J60/96J65/97J60 Registers Block Clock Speeds for Various Configurations Clock Speeds for Various Configurations R. See Power-on Reset. RTA Associated Registers LATA Register PORTA Register TRISA Register TRISA Register Associated Registers LATB Register PORTB Register PORTB Register	25 33 128 45 46 392 141 140 140 140 140 140 140 142 142
PLL POP POR POR	PIC18F66J60/66J65/67J60 PIC18F86J60/86J65/87J60 PIC18F96J60/96J65/97J60 Registers Block Clock Speeds for Various Configurations Clock Speeds for Various C	25 33 128 45 46 392 141 140 140 140 140 140 140 142 142 142
PLL POP POR POR	PIC18F66J60/66J65/67J60 PIC18F86J60/86J65/87J60 PIC18F96J60/96J65/97J60 Registers Block Clock Speeds for Various Configurations Clock Speeds for Various C	25 33 128 45 46 392 141 140 140 140 140 140 140 142 142 142
PLL POP POR POR	PIC18F66J60/66J65/67J60 PIC18F86J60/86J65/87J60 PIC18F96J60/96J65/97J60 Registers Block Clock Speeds for Various Configurations Clock Speeds for Various C	25 33 128 45 46 392 141 140 140 140 140 140 140 142 142 142 142 142
PLL POP POR POR	PIC18F66J60/66J65/67J60 PIC18F86J60/86J65/87J60 PIC18F96J60/96J65/97J60 Registers Block Clock Speeds for Various Configurations Clock Speeds for Various C	25 33 128 45 46 392 141 140 140 140 140 140 140 142 142 142 142 142 142 142 142 142
PLL POP POR POR	PIC18F66J60/66J65/67J60 PIC18F86J60/86J65/87J60 PIC18F96J60/96J65/97J60 Registers Block Clock Speeds for Various Configurations Clock Speeds for Various C	25 33 128 45 46 392 141 140 140 140 140 140 140 142 144 142 144
PLL POP POR POR	PIC18F66J60/66J65/67J60 PIC18F86J60/86J65/87J60 PIC18F96J60/96J65/97J60 Registers Block Clock Speeds for Various Configurations Clock Speeds for Various C	25 33 128 45 46 392 141 140 140 140 140 140 140 142 142 142 142 142 142 145 145 145
PLL POP POR POR	PIC18F66J60/66J65/67J60 PIC18F86J60/86J65/87J60 PIC18F96J60/96J65/97J60 Registers Block Clock Speeds for Various Configurations Clock Speeds for Various C	25 33 128 45 46 392 141 140 140 140 140 140 140 140 140 140 140 141 142 142 142 142 142 142 145 145 145 145 145 145 145 145 142 145 145 145
PLL POP POR POR	PIC18F66J60/66J65/67J60 PIC18F86J60/86J65/87J60 PIC18F96J60/96J65/97J60 Registers Block Clock Speeds for Various Configurations Clock Speeds for Various C	25 33 128 45 46 392 141 140 140 140 140 140 140 140 140 140 140 141 142 142 142 142 142 142 145 145 145 145 145 145 145 145 142 145 145 145
PLL POP POR POR	PIC18F66J60/66J65/67J60 PIC18F86J60/86J65/87J60 PIC18F96J60/96J65/97J60 Registers Block Clock Speeds for Various Configurations Clock Speeds for Various C	25 33 128 45 46 392 141 140 140 140 140 140 140 140 140 140 140 141 142 142 142 142 142 142 145 145 145 145 145 145 145 145 142 145 145 145
PLL POP POR POR	PIC18F66J60/66J65/67J60 PIC18F86J60/86J65/87J60 PIC18F96J60/96J65/97J60 Registers Block Clock Speeds for Various Configurations Clock Speeds for Various C	25 33 128 45 46 392 141 140 140 140 140 140 140 142 142 142 142 142 145 145 145
PLL POP POR POR	PIC18F66J60/66J65/67J60 PIC18F86J60/86J65/87J60 PIC18F96J60/96J65/97J60 Registers Block Clock Speeds for Various Configurations Clock Speeds for Various C	25 33 128 45 46 392 141 140 140 140 140 140 140 142 142 142 142 142 142 142 145 145 145 276 145
PLL POP POR POR	PIC18F66J60/66J65/67J60 PIC18F86J60/86J65/87J60 PIC18F96J60/96J65/97J60 Registers Block Clock Speeds for Various Configurations Clock Speeds for Various C	25 33 128 45 46 392 141 140 140 140 140 140 140 142 142 142 142 142 142 142 142 145 145 276 145 145 145 148
PLL POP POR POR	PIC18F66J60/66J65/67J60 PIC18F86J60/86J65/87J60 PIC18F96J60/96J65/97J60 Registers Block Clock Speeds for Various Configurations Clock Speeds for Various C	25 33 128 45 46 392 141 140 140 140 140 140 140 142 142 142 142 142 142 142 142 145 145 145 145 145 148 148

PORTE	
Associated Registers 1	53
LATE Register 1	
PORTE Register 1	
PSP Mode Select (PSPMODE Bit) 1	
RE0/AD8/RD/P2D Pin	
RE1/AD9/WR/P2C Pin	
RE2/AD10/CS/P2B Pin	
TRISE Register 1	51
PORTF	
Associated Registers 1	
LATF Register 1	54
PORTF Register 1	54
TRISF Register1	54
PORTG	
Associated Registers1	58
LATG Register 1	
PORTG Register 1	
TRISG Register	
PORTH	00
	60
Associated Registers 1	
LATH Register	
PORTH Register 1	
TRISH Register 1	59
PORTJ	
Associated Registers 1	62
LATJ Register 1	61
PORTJ Register 1	61
TRISJ Register1	61
Power-Managed Modes	49
and SPI Operation2	67
Clock Sources	
Clock Transitions and Status Indicators	
Entering	
Exiting Idle and Sleep Modes	
By Interrupt	
By Reset	
By WDT Time-out	
Without an Oscillator Start-up Timer Delay	
Idle Modes	
PRI_IDLE	54
RC_IDLE	55
SEC_IDLE	
Multiple Sleep Commands	50
Run Modes	50
PRI_RUN	50
RC RUN	52
SEC_RUN	
Selecting	
Sleep Mode	
Summary (table)	
Power-on Reset (POR)	
Power-up Timer (PWRT)	
Time-out Sequence	
Power-up Delays	48
Power-up Timer (PWRT) 48,	00
Prescaler	
Timer2 1	
Prescaler, Timer0 1	
Prescaler, Timer2 1	91
PRI_IDLE Mode	54
PRI_RUN Mode	50

Program Counter	75
PCL, PCH and PCU Registers	
PCLATH and PCLATU Registers	
5	75
Program Memory	
Extended Instruction Set	
Instructions	
Two-Word	79
Interrupt Vector	72
Look-up Tables	77
Memory Maps	71
Hard Vectors and Configuration Words	72
Memory Maps, Modes	
Modes	
Memory Access (table)	74
Reset Vector	
Program Memory Modes	
Address Shifting (Extended Microcontroller)	
Address Shifting (Extended Microcontroller)	74
Extended Microcontroller	
Microcontroller	
Program Verification and Code Protection	
Programming, Device Instructions	363
PSP. See Parallel Slave Port.	
Pulse-Width Modulation. See PWM (CCP Module) and	I PWM
(ECCP Module).	
PUSH	392
PUSH and POP Instructions	76
PUSHL	
PWM (CCP Module)	
Associated Registers	102
Duty Cycle	
Example Frequencies/Resolutions	
Operation Setup	
Period	
TMR2 to PR2 Match	
TMR4 to PR4 Match	
PWM (ECCP Module)	
CCPR1H:CCPR1L Registers	
Direction Change in Full-Bridge Output Mode	
Duty Cycle	198
Effects of a Reset	
Enhanced PWM Auto-Shutdown	204
Example Frequencies/Resolutions	198
Full-Bridge Application Example	202
Full-Bridge Mode	
	200
Half-Bridge Output Mode Applications Example	200
Output Configurations	
Output Relationships (Active-High)	
Output Relationships (Active-Low)	
,	
Period	
Programmable Dead-Band Delay	
Setup for PWM Operation	
Start-up Considerations	205
Q	
-•	
Q Clock	1, 198
R	
RAM. See Data Memory.	
RC_IDLE Mode	
RC_RUN Mode	
RCALL	393
RCON Register	
Bit Status During Initialization	62

Receive Filters	
AND Logic Flow	
Magic Packet Format	
OR Logic Flow	
Pattern Match Filter Format	
Register File Summary	5–90
Registers	
ADCON0 (A/D Control 0)	
ADCON1 (A/D Control 1)	
ADCON2 (A/D Control 2)	
BAUDCONx (Baud Rate Control x)	
CCPxCON (Capture/Compare/PWM Control, CCP4 CCP5)	
CCPxCON (Enhanced Capture/Compare/PWM Con	
ECCP1/ECCP2/ECCP3) CMCON (Comparator Control)	
CONFIG1H (Configuration 1 High)	351
CONFIG1L (Configuration 1 Low)	
CONFIG2H (Configuration 2 High)	
CONFIG2L (Configuration 2 Low)	
CONFIG3H (Configuration 3 High)	
CONFIG3L (Configuration 3 Low)	
CVRCON (Comparator Voltage Reference Control)	
DEVID1 (Device ID 1)	
DEVID2 (Device ID 2)	
ECCPxAS (ECCPx Auto-Shutdown Configuration)	
ECCPxDEL (ECCPx Dead-Band Delay)	
ECON1 (Ethernet Control 1)	217
ECON2 (Ethernet Control 2)	
EECON1 (EEPROM Control 1)	
EFLOCON (Ethernet Flow Control)	
EIE (Ethernet Interrupt Enable)	230
EIR (Ethernet Interrupt Request, Flag)	231
ERXFCON (Ethernet Receive Filter Control)	250
ESTAT (Ethernet Status)	218
INTCON (Interrupt Control)	
INTCON2 (Interrupt Control 2)	
INTCON3 (Interrupt Control 3)	
IPR1 (Peripheral Interrupt Priority 1)	
IPR2 (Peripheral Interrupt Priority 2)	
IPR3 (Peripheral Interrupt Priority 3)	
MABBIPG (MAC Back-to-Back Inter-Packet Gap)	
MACON1 (MAC Control 1)	
MACON3 (MAC Control 3)	
MACON4 (MAC Control 4)	
MEMCON (External Memory Bus Control)	
MICMD (MII Command) MISTAT (MII Status)	
OSCCON (Oscillator Control)	
OSCTUNE (PLL Block Control)	
PHCON1 (PHY Control 1)	
PHCON2 (PHY Control 2)	
PHIE (PHY Interrupt Enable)	
PHIR (PHY Interrupt Request, Flag)	
PHLCON (PHY Module LED Control)	
PHSTAT1 (Physical Layer Status 1)	
PHSTAT2 (Physical Layer Status 2)	
PIE1 (Peripheral Interrupt Enable 1)	
PIE2 (Peripheral Interrupt Enable 2)	
PIE3 (Peripheral Interrupt Enable 3)	
PIR1 (Peripheral Interrupt Request (Flag) 1)	
PIR2 (Peripheral Interrupt Request (Flag) 2)	
PIR3 (Peripheral Interrupt Request (Flag) 3)	. 130

PSPCON (Parallel Slave Port Control)	164
RCON (Reset Control)58,	137
RCSTAx (Receive Status and Control x)	307
SSPxCON1 (MSSPx Control 1, I ² C Mode)	271
SSPxCON1 (MSSPx Control 1, SPI Mode)	261
SSPxCON2 (MSSPx Control 2, I ² C Master Mode)	272
SSPxCON2 (MSSPx Control 2, I ² C Slave Mode)	
SSPxSTAT (MSSPx Status, I ² C Mode)	270
SSPxSTAT (MSSPx Status, SPI Mode)	260
STATUS	
STKPTR (Stack Pointer)	76
T0CON (Timer0 Control)	167
T1CON (Timer1 Control)	171
T2CON (Timer2 Control)	
T3CON (Timer3 Control)	
T4CON (Timer4 Control)	
TXSTAx (Transmit Status and Control x)	
WDTCON (Watchdog Timer Control)	
RESET	
Reset	57
Brown-out Reset (BOR)	57
Configuration Mismatch (CM)	
MCLR Reset, During Power-Managed Modes	
MCLR Reset, Normal Operation	
Power-on Reset (POR)	
Reset Instruction	
Stack Full Reset	57
Stack Underflow Reset	57
State of Registers	62
Watchdog Timer (WDT) Reset	57
Resets	
Brown-out Reset (BOR)	349
Oscillator Start-up Timer (OST)	
Power-on Reset (POR)	
Power-up Timer (PWRT)	349
Stack Full/Underflow	
RETFIE	. 394
RETLW	. 394
RETURN	395
Return Address Stack	75
Return Stack Pointer (STKPTR)	76
Revision History	
RLCF	395
RLNCF	396
RRCF	396
RRNCF	

S

-	
SCKx	259
SDIx	
SDOx	259
SEC_IDLE Mode	54
SEC_RUN Mode	50
Serial Clock, SCKx	259
Serial Data In (SDIx)	259
Serial Data Out (SDOx)	259
Serial Peripheral Interface. See SPI Mode.	
SETF	397
Slave Select (SSx)	259
SLEEP	398
Sleep	
OSC1 and OSC2 Pin States	48
Software Simulator (MPLAB SIM)	415
Special Event Trigger. See Compare (ECCP Module).	

Special Features of the CPU	349
Special Function Registers	
Ethernet SFRs	84
SPI Mode (MSSP)	
Associated Registers	268
Bus Mode Compatibility	267
Clock Speed and Module Interactions	
Effects of a Reset	
Enabling SPI I/O	
Master Mode	
Master/Slave Connection	263
Operation	
Operation in Power-Managed Modes	
Serial Clock	
Serial Data In	
Serial Data Out	259
Slave Mode	265
Slave Select	259
Slave Select Synchronization	265
SPI Clock	
Typical Connection	263
SSPOV	294
SSPOV Status Flag	294
SSPSTAT Register	
R/W Bit	276
SSPxSTAT Register	
R/W Bit	274
SSx	259
SUBFSR	409
SUBFWB	398
SUBLW	399
SUBULNK	409
SUBWF	399
SUBWFB	400
SWAPF	400

т

Table Pointer Operations (table)	102
Table Reads/Table Writes	
TBLRD	401
TBLWT	402
Timer0	167
Associated Registers	
Clock Source Select (T0CS Bit)	168
Operation	
Overflow Interrupt	169
Prescaler	169
Prescaler Assignment (PSA Bit)	169
Prescaler Select (T0PS2:T0PS0 Bits)	169
Prescaler, Switching Assignment	169
Prescaler. See Prescaler, Timer0.	
Reads and Writes in 16-Bit Mode	168
Source Edge Select (T0SE Bit)	168
Timer1	
16-Bit Read/Write Mode	173
Associated Registers	
Considerations in Asynchronous Counter Mode	174
Interrupt	174
Operation	172
Oscillator 171,	173
Layout Considerations	
Overflow Interrupt	
Resetting, Using the ECCPx Special Event Trigger	
Special Event Trigger (ECCP)	196

TMR1H Register17	71
TMR1L Register17	
Use as a Clock Source17	73
Use as a Real-Time Clock17	74
Timer2	77
Associated Registers17	78
Interrupt17	78
Operation	
Output	78
PR2 Register	
TMR2 to PR2 Match Interrupt	
Timer3	
16-Bit Read/Write Mode18	
Associated Registers	
Operation	
Oscillator	
Overflow Interrupt	
Resetting Using the ECCPx Special Event Trigger . 18	
TMR3H Register	
•	
TMR3L Register	
Timer4	
Associated Registers	
MSSPx Clock, Output	
Operation	33
Postscaler. See Postscaler, Timer4.	
PR4 Register183, 19) 0
Prescaler. See Prescaler, Timer4.	
TMR4 Register18	
TMR4 to PR4 Match Interrupt 183, 18	34
Timing Diagrams	
A/D Conversion45	
Asynchronous Reception, RXDTP = 0 (RXx Not Inve	rt-
ed)31	
Asynchronous Transmission (Back-to-Back), TXCKP =	0
(TXx Not Inverted)31	16
Asynchronous Transmission, TXCKP = 0	
(TXx Not Inverted)	16
Automatic Baud Rate Calculation	14
Auto-Wake-up Bit (WUE) During Normal Operation 32	21
Auto-Wake-up Bit (WUE) During Sleep	
Baud Rate Generator with Clock Arbitration	
BRG Overflow Sequence	
BRG Reset Due to SDAx Arbitration During	
Start Condition	00
Capture/Compare/PWM (Including ECCPx Modules)	
44	
CLKO and I/O43	
Clock Synchronization	
Clock/Instruction Cycle	78
EUSARTx Synchronous Receive	0
(Master/Slave)	10
EUSARTx Synchronous Transmission	+3
(Master/Slave)	10
Example SPI Master Mode (CKE = 0)	
Example SPI Master Mode (CKE = 1)	
Example SPI Slave Mode (CKE = 0)	
Example SPI Slave Mode (CKE = 1)	
External Clock (All Modes Except PLL)	53
External Memory Bus for Sleep	
(Extended Microcontroller Mode) 116, 17	١Ŋ
External Memory Bus for TBLRD	
(Extended Microcontroller Mode)	
Fail-Safe Clock Monitor	51

First Start Bit
Full-Bridge PWM Output 201
Half-Bridge PWM Output 200
I ² C Acknowledge Sequence
I ² C Bus Collision During a Repeated Start Condition
(Case 1)
I ² C Bus Collision During a Repeated Start Condition
(Case 2)
I ² C Bus Collision During a Stop Condition
(Case 1)
(Case 2)
(Case 2)
(SCLx = 0)
I ² C Bus Collision During Start Condition
(SDAx Only)
I ² C Bus Collision for Transmit and Acknowledge 298
I ² C Bus Data
I ² C Bus Start/Stop Bits
I ² C Master Mode (7 or 10-Bit Transmission)
I ² C Master Mode (7-Bit Reception)
I^2C Slave Mode (10-Bit Reception, SEN = 0,
ADMSK = 01001)
I^2C Slave Mode (10-Bit Reception, SEN = 0)
I^2C Slave Mode (10-Bit Reception, SEN = 1)
I ² C Slave Mode (10-Bit Transmission)
$I^{2}C$ Slave Mode (7-Bit Reception, SEN = 0, ADMSK =
01011)
I^2C Slave Mode (7-Bit Reception, SEN = 0)
I ² C Slave Mode (7-Bit Reception, SEN = 1)
I ² C Slave Mode (7-Bit Transmission)
I ² C Slave Mode General Call Address Sequence (7 or
10-Bit Addressing Mode)
I ² C Stop Condition Receive or Transmit Mode 297
Master SSP I ² C Bus Data 447
Master SSP I ² C Bus Start/Stop Bits
Parallel Slave Port (PSP) Read 165
Parallel Slave Port (PSP) Write 164
Program Memory Read 436
Program Memory Write 437
PWM Auto-Shutdown (P1RSEN = 0,
Auto-Restart Disabled)206
PWM Auto-Shutdown (P1RSEN = 1,
Auto-Restart Enabled) 206
PWM Direction Change
PWM Direction Change at Near 100% Duty Cycle 203
PWM Output
Repeated Start Condition
Reset, Watchdog Timer (WDT), Oscillator Start-up Timer
(OST) and Power-up Timer (PWRT)
Send Break Character Sequence
Slave Synchronization
Slow Rise Time (MCLR Tied to VDD,
VDD Rise > TPWRT)
SPI Mode (Master Mode) 264 SPI Mode (Slave Mode, CKE = 0) 266
SPI Mode (Slave Mode, CKE = 1)266 Synchronous Reception (Master Mode, SREN)325
Synchronous Transmission
Synchronous Transmission (Through TXEN)
Time-out Sequence on Power-up (MCLR Not Tied to
VDD), Case 1
Time-out Sequence on Power-up (MCLR Not Tied to
VDD), Case 2

Time-out Sequence on Power-up (MCLR Tied to VDD,
VDD Rise < TPWRT)60
Timer0 and Timer1 External Clock
Transition for Entry to Idle Mode
Transition for Entry to SEC_RUN Mode
Transition for Entry to Sleep Mode
Transition for Two-Speed Start-up (INTRC to HSPLL)
359
Transition for Wake From Idle to Run Mode
Transition for Wake From Sleep Mode (HSPLL) 53
Transition From RC RUN Mode to PRI RUN Mode . 52
Transition From SEC_RUN Mode to PRI_RUN Mode
(HSPLL)
Transition to RC_RUN Mode52
Timing Diagrams and Specifications
AC Characteristics
Internal RC Accuracy434
Capture/Compare/PWM Requirements (Including EC-
CPx Modules)440
CLKO and I/O Requirements435, 436
EUSARTx Synchronous Receive Requirements 449
EUSARTx Synchronous Transmission Requirements
449
Example SPI Mode Requirements
(Master Mode, CKE = 0)
Example SPI Mode Requirements
(Master Mode, CKE = 1)
Example SPI Mode Requirements
(Slave Mode, CKE = 0)
Example SPI Slave Mode Requirements
(CKE = 1)
External Clock Requirements
I ² C Bus Data Requirements
(Slave Mode)
I ² C Bus Start/Stop Bits Requirements
(Slave Mode)445
Master SSP I ² C Bus Data Requirements 448

Master SSP I ² C Bus Start/Stop Bits Requirements . 447
Parallel Slave Port Requirements 440
PLL Clock
Program Memory Write Requirements 437
Reset, Watchdog Timer, Oscillator Start-up Timer,
Power-up Timer and Brown-out Reset
Requirements 438
Timer0 and Timer1 External Clock Requirements 439
Top-of-Stack Access
TRISE Register
PSPMODE Bit 163
TSTFSZ
Two-Speed Start-up 349, 359
Two-Word Instructions
Example Cases 79
TXSTAx Register
BRGH Bit 309
V

V

VDDCORE/VCAP Pin Voltage Reference Specifications	
Voltage Regulator (On-Chip)	358
w	

Watchdog Timer (WDT) 349, 35 Associated Registers 35 Control Register 35 Programming Considerations 35 WCOL 292, 293, 294, 29 WCOL Status Flag 292, 293, 294, 29 WWW Address 47 WWW, On-Line Support 47	7 7 7 7 7 7
WWW, On-Line Support	9

Х

XORLW	 03
XORWF	 04

NOTES:

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com, click on Customer Change Notification and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support
- Development Systems Information Line

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://support.microchip.com

READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

To:	Technical Publications Manager	Total Pages Sent	
RE:	Reader Response		
From	om: Name		
	_		
	Address		
	City / State / ZIP / Country		
	Telephone: ()	FAX: ()	
Appli	cation (optional):		
Woul	d you like a reply?YN		
Devi	ce: PIC18F97J60 Family	Literature Number: DS39762E	
Ques	stions:		
1. V	What are the best features of this do	cument?	
2. ⊦	low does this document meet your h	ardware and software development needs?	
_			
_			
3. E	Do you find the organization of this d	ocument easy to follow? If not, why?	
_			
_			
4. V	What additions to the document do y	ou think would enhance the structure and subject?	
_			
_			
5. V	What deletions from the document co	ould be made without affecting the overall usefulness?	
_			
_			
6. Is	6. Is there any incorrect or misleading information (what and where)?		
_			
_			
7. ⊦	low would you improve this docume	nt?	
-			
_			

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO. Device	X <u>/XX XXX</u> Temperature Package Pattern Range	 Examples: a) PIC18F67J60-I/PT 301 = Industrial temp., TQFP package, QTP pattern #301. b) PIC18F67J60T-I/PT = Tape and reel, Industrial temp., TQFP package.
Device	PIC18F66J60/66J65/67J60, PIC18F86J60/86J65/87J60, PIC18F96J60/96J65/97J60, PIC18F66J60/66J65/67J60T ⁽¹⁾ , PIC18F86J60/86J65/87J60T ⁽¹⁾ , PIC18F96J60/96J65/97J60T ⁽¹⁾	
Temperature Range	I = -40° C to $+85^{\circ}$ C (Industrial)	
Package	PT = 64, 80 and 100-Lead, 12x12x1 mm TQFP (Thin Quad Flatpack) PF = 100-Lead, 14x14x1 mm TQFP	Note 1: T = in tape and reel
Pattern	QTP, SQTP, Code or Special Requirements (blank otherwise)	



WORLDWIDE SALES AND SERVICE

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://support.microchip.com Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Cleveland Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Kokomo Kokomo, IN Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431

Australia - Sydney Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing Tel: 86-10-8528-2100 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Hong Kong SAR Tel: 852-2401-1200 Fax: 852-2401-3431

China - Nanjing Tel: 86-25-8473-2460

Fax: 86-25-8473-2470 China - Qingdao

Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xiamen Tel: 86-592-2388138 Fax: 86-592-2388130

China - Xian Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

China - Zhuhai Tel: 86-756-3210040 Fax: 86-756-3210049

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4080

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

Japan - Yokohama Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-6578-300 Fax: 886-3-6578-370

Taiwan - Kaohsiung Tel: 886-7-536-4818 Fax: 886-7-536-4803

Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

UK - Wokingham Tel: 44-118-921-5869 Fax: 44-118-921-5820

03/26/09